

Welcome to **E-XFL.COM** 

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30626fhpgp-u9c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# M16C/62P Group (M16C/62P, M16C/62PT) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0001-0241 Rev.2.41 Jan 10, 2006

## 1. Overview

The M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

## 1.1 Applications

Audio, cameras, television, home appliance, office/communications/portable/industrial equipment, automobile, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

RENESAS

Table 1.3 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(80-pin version)

	Item	Performance					
		M16C/62P	M16C/62PT <sup>(4)</sup>				
CPU	Number of Basic Instructions	91 instructions	W1700/021 1 ( )				
0.0	Minimum Instruction	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)	41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)				
	Execution Time	100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)					
	Operating Mode	Single-chip mode					
	Address Space	1 Mbyte					
	Memory Capacity	See Table 1.4 to 1.7 Product List	st				
Peripheral	Port	Input/Output: 70 pins, Input: 1 pin					
Function	Multifunction Timer	Timer A: 16 bits x 5 channels (Timer A1 and A2 are internal timer), Timer B: 16 bits x 6 channels (Timer B1 is internal timer)					
	Serial Interface	2 channels Clock synchronous, UART, I <sup>2</sup> C bu 1 channel Clock synchronous, I <sup>2</sup> C bus <sup>(1)</sup> , IE 2 channels Clock synchronous (1 channel is c	Bus <sup>(2)</sup>				
	A/D Converter	10-bit A/D converter: 1 circuit, 26 ch	annels				
	D/A Converter	8 bits x 2 channels					
	DMAC	2 channels					
L	CRC Calculation Circuit	CCITT-CRC					
	Watchdog Timer	15 bits x 1 channel (with prescaler)					
	Interrupt	Internal: 29 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels					
	Clock Generation Circuit	4 circuits  Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor.					
	Oscillation Stop Detection Function	Stop detection of main clock oscillat	ion, re-oscillation detection function				
	Voltage Detection Circuit		Absent				
Electric Characteristics	Supply Voltage	VCC1=3.0 to 5.5 V, (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, (f(BCLK=10MHz)	VCC1=4.0 to 5.5V, (f(BCLK=24MHz)				
	Power Consumption	14 mA (VCC1=5V, f(BCLK)=24MHz) 8 mA (VCC1=3V, f(BCLK)=10MHz) 1.8μA (VCC1=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=3V, stop mode)	14 mA (VCC1=5V, f(BCLK)=24MHz) 2.0μA (VCC1=5V, f(XCIN)=32kHz, wait mode) 0.8μA (VCC1=5V, stop mode)				
Flash memory	Program/Erase Supply Voltage	3.3 ± 0.3V or 5.0 ± 0.5V	5.0 ± 0.5V				
version	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area with / 10,000 times (block A, block 1) <sup>(3)</sup>	out block A and block 1)				
Operating Amb	ient Temperature	-20 to 85°C, -40 to 85°C (3) T version : -40 to 85°C V version : -40 to 125°C					
Package		80-pin plastic mold QFP					

## NOTES:

- 1. I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.

Page 4 of 96

- 3. See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.
  - In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. All options are on request basis.



Table 1.7 Product List (4) (V version (M16C/62PT))

As of Dec. 2005

Type No.		ROM Capacity	RAM Capacity	Package Type <sup>(1)</sup>	Re	emarks
M3062CM6V-XXXFP	(P)	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM	V Version
M3062CM6V-XXXGP	(P)			PLQP0100KB-A	version	(High reliability
M3062EM6V-XXXGP	(P)			PRQP0080JA-A		125°C version)
M3062CM8V-XXXFP	(P)	64 Kbytes	4 Kbytes	PRQP0100JB-A		
M3062CM8V-XXXGP	(P)			PLQP0100KB-A		
M3062EM8V-XXXGP	(P)			PRQP0080JA-A		
M3062CMAV-XXXFP	(P)	96 Kbytes	5 Kbytes	PRQP0100JB-A		
M3062CMAV-XXXGP	(P)			PLQP0100KB-A		
M3062EMAV-XXXGP	(P)			PRQP0080JA-A		
M3062AMCV-XXXFP	(D)	128 Kbytes	10 Kbytes	PRQP0100JB-A		
M3062AMCV-XXXGP	(D)			PLQP0100KB-A		
M3062BMCV-XXXGP	(P)			PRQP0080JA-A		
M3062AFCVFP	(D)	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	Flash	
M3062AFCVGP	(D)			PLQP0100KB-A	memory	
M3062BFCVGP	(P)			PRQP0080JA-A	version <sup>(2)</sup>	
M3062JFHVFP	(P)	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A		
M3062JFHVGP	(P)			PLQP0100KB-A		

(D): Under development(P): Under planning

# NOTES:

1. The old package type numbers of each package type are as follows.


PLQP0128KB-A: 128P6Q-A, PRQP0100JB-A: 100P6S-A, PLQP0100KB-A: 100P6Q-A, PRQP0080JA-A: 80P6S-A

2. In the flash memory version, there is 4K bytes area (block A).

Page 10 of 96

Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P

	Product	Package		Interna (Block A,	Operating Ambient					
	Code	rackage	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature			
Flash memory	D3	Lead-	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C			
Version	D5	included					-20°C to 85°C			
	D7		1,000		10,000	-40°C to 85°C	-40°C to 85°C			
	D9					-20°C to 85°C	-20°C to 85°C			
	U3	Lead-free	100		100	0°C to 60°C	-40°C to 85°C			
	U5		Í	Í						
	U7		1,000	00	10,000	-40°C to 85°C	-40°C to 85°C			
	U9					-20°C to 85°C	-20°C to 85°C			
ROM-less	D3	Lead-	-	-	_	-	-40°C to 85°C			
version	D5	included					-20°C to 85°C			
	U3	Lead-free	=	=	=	-	-40°C to 85°C			
	U5						-20°C to 85°C			



Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View) Figure 1.4

		Product	Dookogo	(User R	al ROM OM Area ck A, Block 1)		al ROM a, Block 1)	Operating	
		Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Ambient Temperature	
Flash	T Version	В	Lead-	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C	
memory	V Version	1	included					-40°C to 125°C	
Version	T Version	B7		1,000		10,000	-40°C to 85°C	-40°C to 85°C	
	V Version	1				,	-40°C to 125°C	-40°C to 125°C	
	T Version	U	Lead-free	100		100	0°C to 60°C	-40°C to 85°C	
	V Version	1						-40°C to 125°C	
	T Version	U7		1,000		10,000	-40°C to 85°C	-40°C to 85°C	
	V Version					•	-40°C to 125°C	-40°C to 125°C	

Table 1.9 Product Code of Flash Memory version for M16C/62PT




Figure 1.5 Marking Diagram of Flash Memory version for M16C/62PT (Top View)

**Table 1.11** Pin Characteristics for 128-Pin Package (2)

					T	1
Pin No.	Control Pin Por	t Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51	P5_6					ALE
52	P5_5					HOLD
53	P5_4					HLDA
54	P13_3	3				
55	P13_2	2				
56	P13_1					
57	P13_0	)				
58	P5_3					BCLK
59	P5_2					RD
60	P5_1					WRH/BHE
61	P5_0					WRL/WR
62	P12_7	7				
63	P12_6					
64	P12_5					
65	P4_7					CS3
66	P4_6					CS2
67						CS1
+	P4_5					
68	P4_4					CS0
69	P4_3					A19
70	P4_2					A18
71	P4_1					A17
72	P4_0					A16
73 74	P3_7 P3_6					A15 A14
75	P3_5					A13
76	P3_4					A12
77	P3_3					A11
78	P3_2					A10
79	P3_1					A9
80	P12_4	1				7.0
81	P12_3					
82	P12_2					
83	P12_1					
84	P12_0					
85	VCC2					
86	P3_0					A8(/-/D7)
87	VSS					
88	P2_7				AN2_7	A7(/D7/D6)
89	P2_6				AN2_6	A6(/D6/D5)
90	P2_5				AN2_5	A5(/D5/D4)
91	P2_4				AN2_4	A4(/D4/D3)
92	P2_3				AN2_3	A3(/D3/D2)
93	P2_2				AN2_2	A2(/D2/D1)
94	P2_1				AN2_1	A1(/D1/D0)
95	P2_0	<u> </u>			AN2_0	A0(/D0/-)
96	P1_7	INT5				D15
97	P1_6	ĪNT4				D14
98	P1_5	ĪNT3				D13
99	P1_4					D12
100	P1_3					D11




Figure 1.8 Pin Configuration (Top View)

Pin Characteristics for 100-Pin Package (1) **Table 1.13** 

Pin		Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
FP	GP				-			
1	99		P9_6			SOUT4	ANEX1	
2	100		P9_5		TDAIN	CLK4	ANEX0	
3	1		P9_4		TB4IN		DA1	
4	2		P9_3		TB3IN	COUT2	DA0	
5 6	3		P9_2 P9_1		TB2IN TB1IN	SOUT3 SIN3		
7	5		P9_0		TB0IN	CLK3		
8	6	BYTE	1 0_0		TBOILY	OLINO		
9	7	CNVSS						
10	8	XCIN	P8_7					
11		XCOUT	P8_6					
12		RESET						
13	11	XOUT						
14	12	VSS						
15	13	XIN						
16	14	VCC1						
17	15		P8_5	NMI				
18	16		P8_4	ĪNT2	ZP			
19	17		P8_3	INT1				
20	18		P8_2	ĪNT0				
21	19		P8_1		TA4IN/U			
22	20		P8_0		TA4IIV/U			
23	21		P7_7		TA3IN			
24	22		P7_6		TA3OUT			
25	23		P7_5		TA2IN/W			
26	24		P7_4		TA2OUT/W			
27	25		P7_3		TA1IN/V	CTS2/RTS2		
28	26		P7_2		TA1OUT/V	CLK2		
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2		
30	28		P7_0		TA0OUT	TXD2/SDA2		
31	29		P6_7			TXD1/SDA1		
32	30		P6_6			RXD1/SCL1		
33	31		P6_5			CLK1		
34	32		P6_4			CTS1/RTS1/CTS0/CLKS1		
35	33		P6_3			TXD0/SDA0		
36	34		P6_2			RXD0/SCL0		
37	35		P6_1			CLK0		
38	36		P6_0			CTS0/RTS0		
39	37		P5_7					RDY/CLKOUT
40	38		P5_6					ALE
41	39		P5_5					HOLD
42	40		P5_4					HLAD
43	41		P5_3					BCLK
44	42		P5_2					RD
45	43		P5_1					WRH/BHE
46	44							WRL/WR
			P5_0					
47	45		P4_7					CS3
48	46		P4_6					CS2
49	47		P4_5					CS1
50	48		P4_4					CS0

Pin Characteristics for 100-Pin Package (2) **Table 1.14** 

D:	NI-					1		
Pin FP	No. GP	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51	49		P4_3					A19
52	50		P4_2					A18
53	51		P4_1					A17
54	52		P4_0					A16
55	53		P3_7					A15
56	54		P3_6					A14
57	55		P3_5					A13
58	56		P3_4					A12
59	57		P3_3					A11
60	58		P3_2					A10
61	59		P3_1					A9
62	60	VCC2						
63	61		P3_0					A8(/-/D7)
64	62	VSS						
65	63		P2_7				AN2_7	A7(/D7/D6)
66	64		P2_6				AN2_6	A6(/D6/D5)
67	65		P2_5				AN2_5	A5(/D5/D4)
68	66		P2_4				AN2_4	A4(/D4/D3)
69	67		P2_3 P2_2				AN2_3 AN2_2	A3(/D3/D2) A2(/D2/D1)
70 71	68 69		P2_2 P2_1				AN2_2 AN2_1	A2(/D2/D1) A1(/D1/D0)
72	70		P2_0				AN2_1 AN2_0	A1(/D1/D0) A0(/D0/-)
73	71			INITE			ANZ_0	
-			P1_7	INT5				D15
74	72		P1_6	INT4				D14
75	73		P1_5	INT3				D13
76	74		P1_4					D12
77	75		P1_3					D11
78	76		P1_2					D10
79	77		P1_1					D9
80	78		P1_0					D8
81	79		P0_7				AN0_7	D7
82	80		P0_6				AN0_6	D6
83	81		P0_5				AN0_5	D5
84	82		P0_4				AN0_4	D4
85	83		P0_3				AN0_3	D3
86	84		P0_2				AN0_2	D2
87	85		P0_1				AN0_1	D1
88	86		P0_0	<u>                                     </u>			AN0_0	D0
89	87		P10_7	KI3			AN7	
90	88		P10_6	KI2			AN6	
91	89	-	P10_5	KI1			AN5	
92	90		P10_4	KI0			AN4	
93	91		P10_3				AN3	
94	92		P10_2				AN2	
95	93		P10_1				AN1	
96	94	AVSS						
97	95		P10_0				AN0	
98	96	VREF						
99	97	AVCC						
100	98		P9_7			SIN4	ADTRG	
		<u> </u>	,	1		1	1,151110	L

Pin Characteristics for 80-Pin Package (1) **Table 1.15** 

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS (BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1						
14		P8_5	NMI				
15		P8_4	ĪNT2	ZP			
16		P8_3	INT1	•			
17		P8_2	INTO				
18		P8_1	11410	TA4IN			
19		P8_0		TA40UT			
20		P7_7		TA3IN			
21 22		P7_6		TA3OUT TA0IN/TB5IN	RXD2/SCL2		
23		P7_1 P7_0		TAOOUT	TXD2/SDA2		
24		P6_7		140001	TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7			0.00/11.00		CLKOUT
33		P5_6					OLINOOT
34		P5_5					
35		P5_4					
36		P5_3	<del> </del>			+	+
37		P5_2	1				
38		P5_1					
39					+		
40		P5_0					
		P4_3					
41		P4_2					
42		P4_1					
43		P4_0					
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					
48		P3_3					
49		P3_2					
50		P3_1					

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 Central Processing Unit Register

## 2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers.

R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

## 3. Memory

Figure 3.1 is a Memory Map of the M16C/62P group. The address space extends the 1M bytes from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 10-Kbyte internal RAM is allocated to the addresses from 00400h to 02BFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the M16C/60 and M16C/20 Series Software Manual.

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users. Use M16C/62P (80-pin version) and M16C/62PT in single-chip mode. The memory expansion and microprocessor modes cannot be used




Figure 3.1 Memory Map

#### **Special Function Register (SFR)** 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h	register	Gyllibol	Alter Neset
000011 0001h			
0001H			
0002H			
0003H	Processor Mode Register 0 (2)	PM0	00000000b(CNVSS pin is "L")
			00000011b(CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Chip Select Control Register (6)	CSR	00000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX000000b
000Bh	Data Bank Register (6)	DBR	00h
000Ch	Oscillation Stop Detection Register (3)	CM2	0X000000b
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXXb (4)
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			X0h
0017h			
0018h			
0019h	Voltage Detection Register 1 (5, 6)	VCR1	00001000b
001Ah	Voltage Detection Register 2 (5, 6)	VCR2	00h
001Bh	Chip Select Expansion Control Register (6)	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh	Low Voltage Detection Interrupt Register (6)	D4INT	00h
0020h	DMA0 Source Pointer	SAR0	XXh
0021h			XXh
0022h			XXh
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh
0025h			XXh
0026h			XXh
0027h			
0028h	DMA0 Transfer Counter	TCR0	XXh
0029h			XXh
002Ah			
002Bh			
002Ch	DMA0 Control Register	DM0CON	00000X00b
002Dh			
002Eh			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh
0031h			XXh
0032h			XXh
0033h			
0034h	DMA1 Destination Pointer	DAR1	XXh
0035h			XXh
0036h			XXh
0037h			· ·
0037H	DMA1 Transfer Counter	TCR1	XXh
0039h	- Similar Country	. 5111	XXh
0033h			75.01
003An			
003Bh	DMA1 Control Register	DM1CON	00000X00b
003Ch	Diff. Control (Cogloto)	2.4110014	00000000
003Eh			
003En			
UUSFII		1	

### NOTES:

- The blank areas are reserved and cannot be accessed by users.
- 2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.

  3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.

  4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.

  5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

  6. This register in M16C/62PT cannot be used.

  X: Nothing is mapped to this bit



# 5. Electrical Characteristics

# 5.1 Electrical Characteristics (M16C/62P)

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
VCC2	Supply Voltage		Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog Supply V	/oltage	Vcc1=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 <sup>(1)</sup>	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 <sup>(1)</sup>	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	on	–40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
Topr	Operating Ambient	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

## NOTES:

<sup>1.</sup> There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.




Figure 5.1 Power Supply Circuit Timing Diagram

# VCC1=VCC2=5V

## **Switching Characteristics**

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Cumbal	Parameter		Stan	dard	Unit
Symbol	Farameter		Min.	Max.	Offic
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time	0	-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	1 igure 3.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)(3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

#### NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)}-40[ns] \qquad \begin{array}{l} \text{n is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ \text{(BCLK) is 12.5MHz or less.} \end{array}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR X In (1-VoL / Vcc2)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k $\Omega$ , hold time of output "L" level is

$$t = -30pF X 1k\Omega X In(1-0.2Vcc2 / Vcc2)$$

= 6.7 ns.






Figure 5.6 Timing Diagram (4)

Symbol	Parameter		Standard			Unit
	Farameter	Min.	Тур.	Max.	- Offic	
_	Program and Erase Endurance (3)		100			cycle
_	Word Program Time (Vcc1=5.0V)			25	200	μS
_	Lock Bit Program Time			25	200	μS
_	Block Erase Time	4-Kbyte block	4	0.3	4	S
_	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
_		32-Kbyte block		0.5	4	S
_		64-Kbyte block		0.8	4	S
_	Erase All Unlocked Blocks Time (2)			4×n	S	
tps	Flash Memory Circuit Stabilization Wait Time				15	μS
_	Data Hold Time (5)		20			vear

Table 5.53 Flash Memory Version Electrical Characteristics (1) for 100 cycle products (B, U)

Table 5.54 Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (B7, U7) (Block A and Block 1 (7))

Symbol	Parameter	Standard			Unit	
	Farameter	Min.	Тур.	Max.	Offic	
_	Program and Erase Endurance (3, 8, 9)	10,000 (4)			cycle	
_	Word Program Time (Vcc1=5.0V)		25		μS	
-	Lock Bit Program Time		25		μS	
_	Block Erase Time (Vcc1=5.0V)	4-Kbyte block	4	0.3		S
tps	Flash Memory Circuit Stabilization Wait Time			15	μS	
-	Data Hold Time (5)	20			year	

#### NOTES:


- 1. Referenced to Vcc1=4.5 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.
- 2. n denotes the number of block erases.
- In denotes the number of block erases.
   Program and Erase Endurance refers to the number of times a block erase can be performed.
   If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times.
   For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)
- 4. Maximum number of E/W cycles for which operation is guaranteed.

Page 85 of 96

- 5. Ta (ambient temperature)=55 °C. As to the data hold time except Ta=55 °C, please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor.
- 6. Referenced to Vcc1 = 4.5 to 5.5V at Topr = -40 to 85 °C (B7, U7 (T version)) / -40 to 125 °C (B7, U7 (V version)) unless otherwise specified.
- 7. Table 5.54 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.53.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary.
  Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- 9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- 10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (B7 and U7).
- 11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

Table 5.55 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60  $^{\circ}$ C(B, U), Topr = -40 to 85  $^{\circ}$ C (B7, U7 (T version)) / -40 to 125  $^{\circ}$ C (B7, U7 (V version))

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC1 = 5.0 V \pm 0.5 V$	VCC1=4.0 to 5.5 V



REVISION HISTORY		RY	M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual		
Rev.	Date		Description		
		Page		Summary	
		33	Table 5.4 A-D Conversion Characteristics is revised.		
			Table 5.5 D-A Conversion Characteristics revised.		
		34,74	Table 5.6 to 5.7 and table 5.54 to 5.55 are revised.		
		36	Table 5.11 is revised.		
		38,55	Table 5.14 and 5.33 HLDA output deley time is deleted.		
		41	Figure 5.1 is partly revised.		
		41-43,	Table 5.27 to 5.29 and table 5.46 to 48 HLDA output deley time is adde		
		58-60			
		44	Figure 5.2	2 Timing Diagram (1) XIN input is added.	
		47-48	Figure 5.5 to 5.6 Read timing DB → DBi		
		49-50			
		52	Figure 5.10 DB → DBi		
		53	Table 5.30 is revised.		
		58	Figure 5.11 is partly revised.		
		61	Figure 5.12 Timing Diagram (1) XIN input is added.		
		64-65	Figure 5.15 to 5.16 Read timing DB $\rightarrow$ DBi		
		66-67	_	Figure 5.17 to 5.18 Write timing DB $\rightarrow$ DBi	
		69	_	Figure 5.20 DB → DBi	
		70-85	Electrical Characteristics (M16C/62PT) is added.		
2.10	Nov 07, 2003	8-9 23		to 1.7 Product List is partly revised. Note 1 is deleted. is revised.	
		71	Table 5.50 is revised.		
		72		1 is deleted.	
2.11 Jan 06, 2004 16 Table 1.9 NOTE 3 VCC1 VCC2 → VCC1 > V					
	·	17-18		0 to 1.11 NOTE 1 VCC1 VCC2 → VCC1 > VCC2	
		31		Power Supply Ripple Allowable Frequency Unit MHz → kHz	
		12		and Figure 1.5 are added.	
2.30	Sep 01, 2004	18, 20		1 to 1.13 are revised.	
		19,21		2 to 1.14 are revised.	
		24	"	I is partly revised.	
			Note 3 is		
		25	Note 6 is		
		33		is revised.	
		0.4		Table 5.4 is added.	
		34		to 5.6 is partly revised.	
		35		is revised.	
		27		is revised.  1 is revised.	
		37	rable 5.1	i is revised.	