

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	111
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	128-LQFP
Supplier Device Package	128-LFQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30627fhpgp-u5c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

M16C/62P Group (M16C/62P, M16C/62PT) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0001-0241 Rev.2.41 Jan 10, 2006

1. Overview

The M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

Audio, cameras, television, home appliance, office/communications/portable/industrial equipment, automobile, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



	Item	Performance					
		M16C/62P	M16C/62PT ⁽⁴⁾				
CPU	Number of Basic Instructions	91 instructions					
	Minimum Instruction Execution Time	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)	41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)				
	Operating Mode	Single-chip, memory expansion	Single-chip				
		and microprocessor mode					
	Address Space	1 Mbyte (Available to 4 Mbytes by	1 Mbyte				
		memory space expansion function)					
	Memory Capacity	See Table 1.4 to 1.7 Product Lis	st				
Peripheral	Port	Input/Output : 87 pins, Input : 1 pin					
Function	Multifunction Timer	Timer A : 16 bits x 5 channels, Timer Three phase motor control circuit	r B : 16 bits x 6 channels,				
	Serial Interface	3 channels					
		Clock synchronous, UART, I ² C bu	ıs ⁽¹⁾ , IEBus ⁽²⁾				
		2 channels					
		Clock synchronous					
	A/D Converter	10-bit A/D converter: 1 circuit, 26 cha	annels				
	D/A Converter	8 bits x 2 channels					
	DMAC	2 channels					
	CRC Calculation Circuit	CCITT-CRC					
	Watchdog Timer	15 bits x 1 channel (with prescaler)					
	Interrupt	Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels					
	Clock Generation Circuit	4 circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor.					
	Oscillation Stop Detection Function	Stop detection of main clock oscillation, re-oscillation detection function					
	Voltage Detection Circuit	Available (option ⁽⁵⁾)	Absent				
Electric Characteristics	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)	VCC1=VCC2=4.0 to 5.5V (f(BCLK=24MHz)				
	Power Consumption	$\begin{array}{l} 14 \text{ mA (VCC1=VCC2=5V, f(BCLK)=24MHz)} \\ 8 \text{ mA (VCC1=VCC2=3V, f(BCLK)=10MHz)} \\ 1.8 \mu\text{A (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode)} \\ 0.7 \mu\text{A (VCC1=VCC2=3V, stop mode)} \end{array}$	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 2.0μA (VCC1=VCC2=5V, f(XCIN)=32kHz, wait mode) 0.8μA (VCC1=VCC2=5V, stop mode)				
Flash memory	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V	5.0±0.5 V				
version	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) ⁽³⁾					
Operating Ambi	ient Temperature	-20 to 85°C, -40 to 85°C ⁽³⁾	T version : -40 to 85°C V version : -40 to 125°C				
Package		100-pin plastic mold QFP, LQFP					

Table 1.2 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(100-pin version)

NOTES:

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.
 - In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. Use the M16C/62PT on VCC1=VCC2
- 5. All options are on request basis.



1. Overview	1
-------------	---

Type No.	ROM Capacity	RAM Capacity	Package Type (1)	Remarks
M30622MHP-XXXFP	384 Kbytes	16 Kbytes	PRQP0100JB-A	Mask ROM version
M30622MHP-XXXGP			PLQP0100KB-A	
M30623MHP-XXXGP			PLQP0128KB-A	
M30624MHP-XXXFP		24 Kbytes	PRQP0100JB-A	
M30624MHP-XXXGP			PLQP0100KB-A	
M30625MHP-XXXGP			PLQP0128KB-A	
M30626MHP-XXXFP		31 Kbytes	PRQP0100JB-A	
M30626MHP-XXXGP			PLQP0100KB-A	
M30627MHP-XXXGP			PLQP0128KB-A	
M30626MJP-XXXFP (D) 512 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626MJP-XXXGP (D)		PLQP0100KB-A	
M30627MJP-XXXGP (D)		PLQP0128KB-A	
M30622F8PFP	64K+4 Kbytes	4 Kbytes	PRQP0100JB-A	Flash memory
M30622F8PGP			PLQP0100KB-A	version ⁽²⁾
M30623F8PGP			PRQP0080JA-A	
M30620FCPFP	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620FCPGP			PLQP0100KB-A	
M30621FCPGP			PRQP0080JA-A	
M3062LFGPFP ⁽³⁾ (D) 256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	
M3062LFGPGP ⁽³⁾ (D)		PLQP0100KB-A	
M30625FGPGP			PLQP0128KB-A	
M30626FHPFP	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FHPGP			PLQP0100KB-A	
M30627FHPGP			PLQP0128KB-A	
M30626FJPFP	512K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FJPGP			PLQP0100KB-A	
M30627FJPGP			PLQP0128KB-A	
M30622SPFP	-	4 Kbytes	PRQP0100JB-A	ROM-less version
M30622SPGP			PLQP0100KB-A	
M30620SPFP		10 Kbytes	PRQP0100JB-A	
M30620SPGP			PLQP0100KB-A	
M30624SPFP (D) –	20 Kbytes	PRQP0100JB-A	
M30624SPGP (D)		PLQP0100KB-A	
M30626SPFP (D)	31 Kbytes	PRQP0100JB-A	
M30626SPGP (D)		PLQP0100KB-A	

Table 1.5	Product List	(2)	(M16C/62P)
	I TOGAOU EIOU	~~/	(

As of Dec. 2005

(D): Under development

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A,

PLQP0100KB-A : 100P6Q-A,

PRQP0080JA-A : 80P6S-A

2. In the flash memory version, there is 4K bytes area (block A).

3. Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP and M30624FGPGP. The M16C/62P Group (M16C/62P, M16C/62PT) hardware manual is still good for M30624FGPFP and M30624FGPGP.

M30624FGPFP	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	Flash memory version
M30624FGPGP			PLQP0100KB-A	

RENESAS

	Product	Package	Interna (User ROM Area Bloc	I ROM Without Block A, k 1)	Interna (Block A,	Operating			
	Code		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature		
Flash memory	D3	Lead-	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C		
Version	D5	included					-20°C to 85°C		
	D7		1,000		10,000	-40°C to 85°C	-40°C to 85°C		
	D9					-20°C to 85°C	-20°C to 85°C		
	U3	Lead-free	100		100	0°C to 60°C	-40°C to 85°C		
	U5		_	_					-20°C to 85°C
	U7				1,000		10,000	-40°C to 85°C	-40°C to 85°C
	U9					-20°C to 85°C	-20°C to 85°C		
ROM-less	D3	Lead-	-	-	-	-	-40°C to 85°C		
version	D5	included					-20°C to 85°C		
	U3	Lead-free	-	-	-	-	-40°C to 85°C		
	U5						-20°C to 85°C		

Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P



Figure 1.4 Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
101		P1_2					D10
102		P1_1					D9
103		P1_0					D8
104		P0_7				AN0_7	D7
105		P0_6				AN0_6	D6
106		P0_5				AN0_5	D5
107		P0_4				AN0_4	D4
108		P0_3				AN0_3	D3
109		P0_2				AN0_2	D2
110		P0_1				AN0_1	D1
111		P0_0				AN0_0	D0
112		P11_7					
113		P11_6					
114		P11_5					
115		P11_4					
116		P11_3					
117		P11_2					
118		P11_1					
119		P11_0					
120		P10_7	KI3			AN7	
121		P10_6	KI2			AN6	
122		P10_5	KI1			AN5	
123		P10_4	KI0			AN4	
124		P10_3				AN3	
125		P10_2				AN2	
126		P10_1				AN1	
127	AVSS						
128		P10_0				AN0	

 Table 1.12
 Pin Characteristics for 128-Pin Package (3)

Pin	No.	0 (I D)	D (T D.			
FP	GP	Control Pin	Port	Interrupt Pin	Limer Pin	UART Pin	Analog Pin	Bus Control Pin
1	99		P9_6			SOUT4	ANEX1	
2	100		P9_5			CLK4	ANEX0	
3	1		P9_4		TB4IN		DA1	
4	2		P9 3		TB3IN		DA0	
5	3		 P9_2		TB2IN	SOUT3		
6	4		P9_1		TB1IN	SIN3		
7	5		P9_0		TB0IN	CLK3		
8	6	BYTE						
9	7	CNVSS						
10	8	XCIN	P8_7					
11	9	XCOUT	P8_6					
12	10	RESET						
13	11	XOUT						
14	12	VSS						
15	13	XIN						
16	14	VCC1						
17	15		P8_5	NMI				
18	16		P8_4	INT2	ZP			
19	17		P8_3	INT1				
20	18		P8 2	INT0				
21	19		P8 1		TA4IN/U			
22	20		P8 0		TA4OUT/U			
23	21		P7 7		TA3IN			
24	22		_ P7_6		TA3OUT			
25	23		P7 5		TA2IN/W			
26	24		P7_4		TA2OUT/W			
27	25		P7 3		TA1IN/V	CTS2/RTS2		
28	26		P7_2		TA1OUT/V	CLK2		
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2		
30	28		P7_0		TA0OUT	TXD2/SDA2		
31	29		P6_7			TXD1/SDA1		
32	30		P6_6			RXD1/SCL1		
33	31		P6_5			CLK1		
34	32		P6_4			CTS1/RTS1/CTS0/CLKS1		
35	33		P6_3			TXD0/SDA0		
36	34		P6_2			RXD0/SCL0		
37	35		P6_1			CLK0		
38	36		P6_0			CTS0/RTS0		
39	37		P5_7					RDY/CLKOUT
40	38		P5_6	1				ALE
41	39		P5_5	1				
42	40		P5_4	1				
43	41		P5_3					BCLK
44	42		P5 2	1				
45	43		D5 1					
40	11							
40	44		P1 7					
4/	45		P4_/					0.53
48	46		P4_6		l			CS2
49	47		P4_5					CS1
50	48		P4_4					CS0

 Table 1.13
 Pin Characteristics for 100-Pin Package (1)

RENESAS

Cumbal	Derometer			Standard			
Symbol		Parameter	Min.	Тур.	Max.		
VCC1, VCC2	Supply Voltage (Vcc1 ≥ Vcc2)	2.7	5.0	5.5	V	
AVcc	Analog Supply V	/oltage		Vcc1		V	
Vss	Supply Voltage			0		V	
AVss	Analog Supply V	/oltage		0		V	
Viн	HIGH Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,	0.8Vcc2		Vcc2	V	
	Voltage	P12_0 to P12_7, P13_0 to P13_7					
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.8Vcc2		Vcc2	V	
		(during single-chip mode)					
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.5Vcc2		Vcc2	V	
		(data input during memory expansion and microprocessor mode)					
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0.8Vcc1		Vcc1	V	
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,					
		XIN, RESET, CNVSS, BYTE					
		P7_0, P7_1	0.8Vcc1		6.5	V	
VIL	LOW Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,	0		0.2Vcc2	V	
	Voltage	P12_0 to P12_7, P13_0 to P13_7					
	-	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.2Vcc2	V	
		(during single-chip mode)					
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.16Vcc2	V	
		(data input during memory expansion and microprocessor mode)					
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0		0.2Vcc	V	
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,					
		XIN, RESET, CNVSS, BYTE					
IOH(peak)	HIGH Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					
IOH(avg)	HIGH Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					
IOL(peak)	LOW Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					
IOL(avg)	LOW Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					

 Table 5.2
 Recommended Operating Conditions (1) ⁽¹⁾

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. The Average Output Current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P14_0, and P14_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.

4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.



Symbol	Parameter		Measuring Condition		Standard			Llnit				
Symbol			ivieas	Measuring Condition		Тур.	Max.	Offic				
Icc	Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V)	In single-chip mode, the output	Mask ROM	f(BCLK)=24MHz No division, PLL operation		14	20	mA				
	· · · · · ·	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA				
			Flash Memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA				
				No division, On-chip oscillation		1.8		mA				
			Flash Memory Program	f(BCLK)=10MHz, VCC1=5.0V		15		mA				
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=5.0V		25		mA				
		Mask ROM Flash Memory				Masł	Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μΑ
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μΑ				
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μΑ				
				On-chip oscillation, Wait mode		50		μΑ				
		Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		7.5		μΑ					
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		2.0		μΑ				
				Stop mode Topr =25°C		0.8	3.0	μA				
Idet4	Low Voltage Detection Diss	sipation Current ⁽⁴⁾				0.7	4	μA				
Idet3	Reset Area Detection Dissi	pation Current ⁽⁴⁾				1.2	8	μΑ				

Table 5.12 Electrical Characteristics (2) (1)

NOTES:
1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register

Idet3: VC26 bit in the VCR2 register

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.27	Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol	Barametar		Stan	dard	Unit	
Symbol	Farameter		Min.	Max.		
td(BCLK-AD)	Address Output Delay Time			25	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time			25	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time	0	-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns	
th(BCLK-RD)	RD Signal Output Hold Time	rigure 5.2	0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			25	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾]	(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time]		40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} = 40[ns] \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = -CR X ln (1-VoL / Vcc2) by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1kΩ, hold time of output "L" level is t = -30pF X 1k Ω X ln(1-0.2Vcc2 / Vcc2)

 $t = -30 \text{ F } \times 1 \text{ K} \Omega \times 1 \text{ m} (1 - 0.2 \text{ VCC})$

= 6.7ns.





Figure 5.2 Ports P0 to P14 Measurement Circuit



VCC1=VCC2=3V

Symbol	Parameter		Moosuring Condition	St	Standard			
Symbol		T arameter		Measuring Condition	Min.	Тур.	Max.	Unit
Vон	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P14	, P8_0 to P8_4, P10_0 to P10_7, 4_1	IOH=-1mA	Vcc1-0.5		Vcc1	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P2_0 to P2_7, , P5_0 to P5_7, 13_7	IOH=-1mA ⁽²⁾	Vcc2-0.5		Vcc2	v
Vон	HIGH Output	Voltage XOUT	HIGHPOWER	IOH=-0.1mA	Vcc1-0.5		Vcc1	V
			LOWPOWER	ІОН=-50μА	Vcc1-0.5		Vcc1	v
	HIGH Output	Voltage XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		v
Vol	LOW Output Voltage ⁽³⁾	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, P1_0 to P1_7, P1_0 to P11_7, P14_0, P14_	, P8_0 to P8_4, P10_0 to P10_7, 4_1	IOL=1mA			0.5	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P2_0 to P2_7, , P5_0 to P5_7, 13_7	IOL=1mA ⁽²⁾			0.5	v
Vol	LOW Output \	/oltage XOUT	HIGHPOWER	IOL=0.1mA			0.5	V
			LOWPOWER	IOL=50μA			0.5	v
	LOW Output \	/oltage XCOUT	HIGHPOWER	With no load applied		0		
			LOWPOWER	With no load applied		0		v
Vt+-Vt-	Hysteresis	HOLD, RDY, TA0IN to TA4IN TB0IN to TB5IN, INTO to INT ADTRG, CTS0 to CTS2, CLH TA0OUT to TA4OUT, KI0 to SCL0 to SCL2, SDA0 to SDA	N. 5, NMI, K0 to CLK4, KI3, RXD0 to RXD2, A2, SIN3, SIN4		0.2		0.8	V
VT+-VT-	Hysteresis	RESET			0.2	(0.7)	1.8	V
Ін	HIGH Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_0 to P7_7 P9_0 to P9_7, P10_0 to P10 P12_0 to P12_7, P13_0 to P XIN, RESET, CNVSS, BYTE	, P2_0 to P2_7, , P5_0 to P5_7, , P8_0 to P8_7, _7, P11_0 to P11_7, 13_7, P14_0, P14_1,	VI=3V			4.0	μΑ
lı∟	LOW Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_0 to P7_7 P9_0 to P9_7, P10_0 to P10 P12_0 to P12_7, P13_0 to P XIN, RESET, CNVSS, BYTE	, P2_0 to P2_7, , P5_0 to P5_7, , P8_0 to P8_7, _7, P11_0 to P11_7, 13_7, P14_0, P14_1,	VI=0V			-4.0	μΑ
Rpullup	Pull-Up Resistance (3)	P0_0 to P0_7, P1_0 to P1_7. to P3_7, P4_0 to P4_7, P5_(P6_7, P7_2 to P7_7, P8_0 tc P9_0 to P9_7, P10_0 to P10 P11_0 to P11_7,P12_0 to P1 P14_0, P14_1	P2_0 to P2_7, P3_0 to P5_7, P6_0 to P8_4, P8_6, P8_7, _7, 2_7, P13_0 to P13_7,	VI=0V	50	100	500	kΩ
Rfxin	Feedback Res	sistance XIN				3.0		MΩ
RfxCIN	Feedback Res	sistance XCIN				25		MΩ
VRAM	RAM Retentio	n Voltage		At stop mode	2.0			V

Table 5.30 Electrical Characteristics (1) (1)

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz no wait unless otherwise specified.

2. Vcc1 for the port P6 to P11 and P14, and Vcc2 for the port P0 to P5 and P12 to P13

3. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.



5.2 Electrical Characteristics (M16C/62PT)

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply V	/oltage	Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
VI	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		–0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	on	–40°C <topr≤85°c< td=""><td>300</td><td>m\\/</td></topr≤85°c<>	300	m\\/
			85°C <topr≤125°c< td=""><td>200</td><td>11100</td></topr≤125°c<>	200	11100
Topr	Operating Ambient	When the Microcomputer is Operating		-40 to 85 / -40 to 125 (2)	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

Table 5.49 Absolute Maximum Ratings

NOTES:

- 1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.
- 2. T version = -40 to 85 °C, V version = -40 to 125 °C.

Symbol	Parameter			Linit			
Symbol		Parameter		Min.	Тур.	Max.	Unit
VCC1, VCC2	Supply Voltage (VCC1 = VCC2)		4.0	5.0	5.5	V
AVcc	Analog Supply Voltage			Vcc1		V	
Vss	Supply Voltage				0		V
AVss	Analog Supply V	oltage			0		V
Viн	HIGH Input Voltage ⁽⁴⁾	P3_1 to P3_7, P4_0 to P4_7, F P12_0 to P12_7, P13_0 to P13	25_0 to P5_7, 8_7	0.8Vcc2		Vcc2	V
	Ū	P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0.8Vcc2		Vcc2	V
		P6_0 to P6_7, P7_2 to P7_7, F P10_ <u>0 to P10</u> _7, P11_0 to P11 XIN, RESET, CNVSS, BYTE	P8_0 to P8_7, P9_0 to P9_7, _7, P14_0, P14_1,	0.8Vcc1		Vcc1	V
		P7_0, P7_1		0.8Vcc1		6.5	V
VIL	LOW Input Voltage (4)	P3_1 to P3_7, P4_0 to P4_7, F P12_0 to P12_7, P13_0 to P13	25_0 to P5_7, 8_7	0		0.2Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)			0.2Vcc2	V
		P6_0 to P6_7, P7_0 to P7_7, F P10_ <u>0 to P10_7, P11_0 to P11</u> XIN, RESET, CNVSS, BYTE	0		0.2Vcc	V	
IOH(peak)	HIGH Peak Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				-10.0	mA
IOH(avg)	HIGH Average Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12_	P2_0 to P2_7, P3_0 to P3_7, P6_0 to P6_7, P7_2 to P7_7, _0 to P9_7, P10_0 to P10_7, _7, P13_0 to P13_7, P14_0, P14_1			-5.0	mA
IOL(peak)	LOW Peak Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12	P2_0 to P2_7, P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7, _0 to P9_7, P10_0 to P10_7, _7, P13_0 to P13_7, P14_0, P14_1			10.0	mA
IOL(avg)	LOW Average Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				5.0	mA
f(XIN)	Main Clock Input	Oscillation Frequency VCc1=4.0V to 5.5V		0		16	MHz
f(XCIN)	Sub-Clock Oscilla	ation Frequency			32.768	50	kHz
f(Ring)	On-chip Oscillation	on Frequency		0.5	1	2	MHz
f(PLL)	PLL Clock Oscilla	ation Frequency	VCC1=4.0V to 5.5V	10		24	MHz
f(BCLK)	CPU Operation C	Clock		0		24	MHz
tsu(PLL)	PLL Frequency S Wait Time	Synthesizer Stabilization	VCC1=5.5V			20	ms

 Table 5.50
 Recommended Operating Conditions (1) ⁽¹⁾

NOTES:

1. Referenced to Vcc1 = Vcc2 = 4.7 to 5.5V at Topr = -40 to 85° C / -40 to 125° C unless otherwise specified.

T version = -40 to 85 °C, V version = -40 to 125 °C.

2. The Average Output Current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10 P1, P14_0 and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.

4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.



Symbol	Paramete	or	Measuring Condition			Standard		
Cymbol	T aramete				Min.	Тур.	Max.	Onit
-	Resolution		Vref=V	CC1			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	Vref=V	/cc1=5V			±2	LSB
_	Absolute Accuracy	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	Vref=V	/cc1=5V			±2	LSB
_	Tolerance Level Impedar	nce				3		kΩ
DNL	Differential Non-Linearity	Error					±1	LSB
_	Offset Error						±3	LSB
_	Gain Error						±3	LSB
RLADDER	Ladder Resistance		Vref=V	CC1	10		40	kΩ
tCONV	10-bit Conversion Time, Function Available	Sample & Hold	Vref=V	/cc1=5V, φAD=12MHz	2.75			μs
tCONV	8-bit Conversion Time, S Function Available	ample & Hold	Vref=V	/cc1=5V, φAD=12MHz	2.33			μs
tSAMP	Sampling Time				0.25			μS
VREF	Reference Voltage				2.0		VCC1	V
VIA	Analog Input Voltage				0		VREF	V

Table 5.51 A/D Conversion Characteristics	(1)
---	----	---

NOTES:

1. Referenced to Vcc1=AVcc=VREF=4.0 to 5.5V, Vss=AVss=0V at T_{opr} = -40 to 85° C / -40 to 125° C unless otherwise specified. T version = -40 to 85° C, V version = -40 to 125° C

2. ϕ AD frequency must be 12 MHz or less.

 When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 2. When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.

Table 5.52 D/A Conversion Characteristics (Table 5.52	D/A Conversion Characteristics (1
---	------------	-----------------------------------

Symbol	Parameter	Measuring Condition		Linit		
			Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
ts∪	Setup Time				3	μS
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

NOTES:

1. Referenced to Vcc1=VREF=4.0 to 5.5V, Vss=AVss=0V at Topr = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C

 This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.



Symbol	Parameter			Linit		
Cymbol	Falanielei	Min.	Тур.	Max.	Unit	
-	Program and Erase Endurance ⁽³⁾		100			cycle
-	Word Program Time (Vcc1=5.0V)			25	200	μS
-	Lock Bit Program Time			25	200	μS
-	Block Erase Time	4-Kbyte block	4	0.3	4	S
-	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
-		32-Kbyte block		0.5	4	S
-		64-Kbyte block		0.8	4	S
-	Erase All Unlocked Blocks Time (2)				4×n	S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μS
-	Data Hold Time ⁽⁵⁾		20			year

Table 5.53 Flash Memory Version Electrical Characteristics (1) for 100 cycle products (B, U)

Table 5.54Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (B7, U7)(Block A and Block 1 (7))

Symbol	Parameter		Linit			
Symbol	Falameter	Min.	Тур.	Max.	Offic	
_	Program and Erase Endurance ^(3, 8, 9)		10,000 (4)			cycle
_	Word Program Time (Vcc1=5.0V)			25		μS
_	Lock Bit Program Time			25		μS
_	Block Erase Time (Vcc1=5.0V)	4-Kbyte block	4	0.3		S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μS
_	Data Hold Time ⁽⁵⁾		20			year

NOTES:

- 1. Referenced to Vcc1=4.5 to 5.5V at $T_{opr} = 0$ to 60 °C unless otherwise specified.
- 2. n denotes the number of block erases.

 Program and Erase Endurance refers to the number of times a block erase can be performed. If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times. For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

- 4. Maximum number of E/W cycles for which operation is guaranteed.
- 5. Ta (ambient temperature)=55 °C. As to the data hold time except Ta=55 °C, please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor.
- 6. Referenced to Vcc1 = 4.5 to 5.5V at Topr = −40 to 85 °C (B7, U7 (T version)) / −40 to 125 °C (B7, U7 (V version)) unless otherwise specified.
- 7. Table 5.54 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.53.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary. Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- 9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- 10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (B7 and U7).
- 11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

Table 5.55Flash Memory Version Program/Erase Voltage and Read Operation Voltage
Characteristics (at Topr = 0 to 60 °C(B, U), Topr = -40 to 85 °C (B7, U7 (T version)) / -40
to 125 °C (B7, U7 (V version))

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC1 = 5.0 V \pm 0.5 V$	Vcc1=4.0 to 5.5 V



Symbol	Parameter	Moosuring Condition		Lloit		
Symbol		Measuring Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc1=4.0V to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs

Table 5.56	Power Supply Circuit Timing Characteristic	s
		_



Figure 5.22 Power Supply Circuit Timing Diagram

VCC1=VCC2=5V

Timing Requirements

(Vcc1 = Vcc2 = 5V, Vss = 0V, at Topr = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.59	External	Clock Ir	nput (XIN in	iput)
------------	----------	----------	--------	--------	-------

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc	External Clock Input Cycle Time	62.5		ns
tw(H)	External Clock Input HIGH Pulse Width	25		ns
tw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tr	External Clock Fall Time		15	ns

REVISION HISTORY			۲Y	M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual		
Rev.	Data			Description		
	Dale	Page		Summary		
		47	Figure 5.1 Power Supply Circuit Timing Diagram is partly revised.			
		48	Table 5.11 Electrical Characteristics (1) is partly deleted.			
		49	Table 5.12 Electrical Characteristics (2) is partly revised.			
		50	50 Note 1 of Table 5.13 External Clock Input (XIN input) is add			
		67	Notes 1 to 4 of Table 5.32 External Clock Input (XIN input) are added. Table 5.53 Flash Memory Version Electrical Characteristics for 100 cyc			
		85				
			products i	is partly revised. Standard (Min.) is partly revised.		
	Table 5.54 Flash Memory Version Electrical Character			4 Flash Memory Version Electrical Characteristics for 10,000		
			cycle proc	ducts is partly revised. Standard (Min.) is partly revised.		
			Note 5 is			
			Table 23.	55 Flash Memory Version Program / Erase Voltage and Read		
			Operation Voltage Characteristics is partly revised.			
		87	7 Table 5.57 Electrical Characteristics (1) is partly deleted.			
		88	Table 5.58 Electrical Characteristics is partly revised.			

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. vithout notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials. including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nome page (nttp://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .3.0

http://www.renesas.com