



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m3062lfgpfp-u5c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Performance Outline

Table 1.1 to 1.3 list Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version).

Table 1.1	Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version)
-----------	--

	Item	Performance			
		M16C/62P			
CPU	Number of Basic Instructions	91 instructions			
1	Minimum Instruction Execution	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)			
	Time	100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)			
	Operating Mode	Single-chip, memory expansion and microprocessor mode			
	Address Space	1 Mbyte (Available to 4 Mbytes by memory space expansion			
	-	function)			
	Memory Capacity	See Table 1.4 to 1.5 Product List			
Peripheral	Port	Input/Output : 113 pins, Input : 1 pin			
Function	Multifunction Timer	Timer A : 16 bits x 5 channels,			
		Timer B : 16 bits x 6 channels,			
		Three phase motor control circuit			
	Serial Interface	3 channels			
		Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEBus ⁽²⁾			
		2 channels			
		Clock synchronous			
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels			
	D/A Converter	8 bits x 2 channels			
	DMAC	2 channels			
	CRC Calculation Circuit	CCITT-CRC			
	Watchdog Timer	15 bits x 1 channel (with prescaler)			
	Interrupt	Internal: 29 sources, External: 8 sources, Software: 4 sources,			
		Priority level: 7 levels			
	Clock Generation Circuit	4 circuits			
		Main clock generation circuit (*),			
		Subclock generation circuit (*),			
		On-chip oscillator, PLL synthesizer			
		(*)Equipped with a built-in feedback resistor.			
	Oscillation Stop Detection	Stop detection of main clock oscillation, re-oscillation detection			
	Function	function (A)			
	Voltage Detection Circuit	Available (option ⁽⁴⁾)			
Electric	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz)			
Characteristics		VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)			
	Power Consumption	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz)			
		8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz)			
		1.8μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=VCC2=3V, stop mode)			
Flash memory	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V			
version	Program and Erase Endurance	100 times (all area)			
		or 1,000 times (user ROM area without block A and block 1)			
		/ 10,000 times (block A, block 1) $^{(3)}$			
Operating Ambie	nt Temperature	-20 to 85°C,			
Package					
Operating Ambie Package	nt Temperature	-20 to 85°C, -40 to 85°C ⁽³⁾ 128-pin plastic mold LQFP			

NOTES:

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See **Table 1.8 Product Code** for the program and erase endurance, and operating ambient temperature. In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. All options are on request basis.



1.4 Product List

Table 1.4 to 1.7 list the product list, Figure 1.3 shows the Type No., Memory Size, and Package, Table 1.8 lists the Product Code of Flash Memory version and ROMless version for M16C/62P, and Table 1.9 lists the Product Code of Flash Memory version for M16C/62PT. Figure 1.4 shows the Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View), and Figure 1.5 shows the Marking Diagram of Flash Memory version for M16C/62PT (Top View) at the time of ROM order.

Table 1.4	Product List (1) (M16C/62P)
-----------	-----------------------------

As of Dec. 2005

Type No.	ROM Capacity	RAM Capacity	Package Type (1)	Remarks
M30622M6P-XXXFP	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM version
M30622M6P-XXXGP			PLQP0100KB-A	
M30622M8P-XXXFP	64 Kbytes	4 Kbytes	PRQP0100JB-A	
M30622M8P-XXXGP			PLQP0100KB-A	
M30623M8P-XXXGP			PRQP0080JA-A	
M30622MAP-XXXFP	96 Kbytes	5 Kbytes	PRQP0100JB-A	
M30622MAP-XXXGP			PLQP0100KB-A	
M30623MAP-XXXGP			PRQP0080JA-A	
M30620MCP-XXXFP	128 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620MCP-XXXGP			PLQP0100KB-A	
M30621MCP-XXXGP			PRQP0080JA-A	
M30622MEP-XXXFP	192 Kbytes	12 Kbytes	PRQP0100JB-A	
M30622MEP-XXXGP			PLQP0100KB-A	
M30623MEP-XXXGP			PLQP0128KB-A	
M30622MGP-XXXFP	256 Kbytes	s 12 Kbytes	PRQP0100JB-A	
M30622MGP-XXXGP			PLQP0100KB-A	
M30623MGP-XXXGP			PLQP0128KB-A	
M30624MGP-XXXFP		20 Kbytes	PRQP0100JB-A	
M30624MGP-XXXGP			PLQP0100KB-A	
M30625MGP-XXXGP			PLQP0128KB-A	
M30622MWP-XXXFP	320 Kbytes	16 Kbytes	PRQP0100JB-A	
M30622MWP-XXXGP			PLQP0100KB-A	
M30623MWP-XXXGP			PLQP0128KB-A	
M30624MWP-XXXFP		24 Kbytes	PRQP0100JB-A]
M30624MWP-XXXGP			PLQP0100KB-A	
M30625MWP-XXXGP			PLQP0128KB-A	
M30626MWP-XXXFP		31 Kbytes	PRQP0100JB-A	
M30626MWP-XXXGP			PLQP0100KB-A	
M30627MWP-XXXGP			PLQP0128KB-A	

(D): Under development

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A, PLQP0100KB-A : 100P6Q-A, PRQP0080JA-A : 80P6S-A



Type No.		ROM Capacity	RAM	Package Type ⁽¹⁾	Remarks
M30622MHP-XXXFP		384 Kbytes	Capacity 16 Kbytes	PRQP0100JB-A	Mask ROM version
M30622MHP-XXXGP		304 NDytes	TO Royles	PLQP0100KB-A	
M30623MHP-XXXGP				PLQP0128KB-A	-
M30624MHP-XXXFP			24 Kbytes	PRQP0100JB-A	-
M30624MHP-XXXGP			24 Noyles	PLQP0100KB-A	-
M30625MHP-XXXGP				PLQP0128KB-A	-
M30626MHP-XXXFP			31 Kbytes	PRQP0100JB-A	-
M30626MHP-XXXGP			51 Rbytes	PLQP0100KB-A	-
M30627MHP-XXXGP				PLQP0128KB-A	-
	(D)	512 Kbytes	31 Kbytes	PRQP0100JB-A	-
	(D)	0121009100	of hoycoo	PLQP0100KB-A	-
	(D)			PLQP0128KB-A	-
M30622F8PFP	(_)	64K+4 Kbytes	4 Kbytes	PRQP0100JB-A	Flash memory
M30622F8PGP		o net i radytoo	1109100	PLQP0100KB-A	version ⁽²⁾
M30623F8PGP				PRQP0080JA-A	-
M30620FCPFP		128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	-
M30620FCPGP		,,,,,	,	PLQP0100KB-A	
M30621FCPGP				PRQP0080JA-A	
	(D)	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	
M3062LFGPGP ⁽³⁾	(D)		-	PLQP0100KB-A	
M30625FGPGP	、 <i>,</i>			PLQP0128KB-A	
M30626FHPFP		384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FHPGP		,	,	PLQP0100KB-A	
M30627FHPGP				PLQP0128KB-A	
M30626FJPFP		512K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FJPGP				PLQP0100KB-A	
M30627FJPGP				PLQP0128KB-A	-
M30622SPFP		_	4 Kbytes	PRQP0100JB-A	ROM-less version
M30622SPGP			-	PLQP0100KB-A	-
M30620SPFP			10 Kbytes	PRQP0100JB-A	1
M30620SPGP			-	PLQP0100KB-A	1
M30624SPFP	(D)	_	20 Kbytes	PRQP0100JB-A	1
M30624SPGP	(D)			PLQP0100KB-A	1
M30626SPFP ((D)		31 Kbytes	PRQP0100JB-A	1
M30626SPGP	(D)			PLQP0100KB-A	

Table 1.5	Product List	(2)	(M16C/62P)
	I I O G G O C EIOC	\ -/	(

As of Dec. 2005

(D): Under development

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A,

PLQP0100KB-A : 100P6Q-A,

PRQP0080JA-A : 80P6S-A

2. In the flash memory version, there is 4K bytes area (block A).

3. Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP and M30624FGPGP. The M16C/62P Group (M16C/62P, M16C/62PT) hardware manual is still good for M30624FGPFP and M30624FGPGP.

M30624FGPFP	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	Flash memory version
M30624FGPGP			PLQP0100KB-A	




Figure 1.8 Pin Configuration (Top View)

Pin FP	No. GP	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1	99		P9_6			SOUT4	ANEX1	
2	100		P9_5			CLK4	ANEX0	
3	1		P9_4		TB4IN		DA1	
4	2		P9_3		TB3IN		DA0	
5	3		P9_2		TB2IN	SOUT3		
6	4		 P9_1		TB1IN	SIN3		
7	5		P9_0		TBOIN	CLK3		
8	6	BYTE						
9	7	CNVSS						
10	8	XCIN	P8_7					
11	9	XCOUT	P8_6					
12	10	RESET						
13	11	XOUT						
14	12	VSS						
15	13	XIN						
16	14	VCC1						
17	15		P8_5	NMI				
18	16		 P8_4	INT2	ZP			1
19	17		P8_3	INT1				
20	18							
			P8_2	INT0				
21	19		P8_1		TA4IN/U			
22	20		P8_0		TA4OUT/U			
23	21		P7_7		TA3IN			
24	22		P7_6		TA3OUT			
25	23		P7_5		TA2IN/W			
26	24		P7_4		TA2OUT/W			
27	25		P7_3		TA1IN/V	CTS2/RTS2		
28	26		P7_2		TA1OUT/V	CLK2		
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2		
30	28		P7_0		TA0OUT	TXD2/SDA2		
31	29		P6_7			TXD1/SDA1		
32	30		P6_6			RXD1/SCL1		
33	31		P6_5			CLK1		
34	32		P6_4			CTS1/RTS1/CTS0/CLKS1		
35	33		P6_3			TXD0/SDA0		
36	34		P6_2			RXD0/SCL0		
37	35		P6_1			CLK0		
38	36		P6_0			CTS0/RTS0		
39	37		P5_7					RDY/CLKOUT
40	38		P5_6					ALE
41	39		 P5_5					HOLD
42	40		P5_4					HLAD
42	40		P5_4 P5_3		<u> </u>			BCLK
44	42		P5_2					RD
45	43		P5_1					WRH/BHE
46	44		P5_0					WRL/WR
47	45		P4_7					CS3
48	46		P4_6					CS2
49	47		 P4_5					CS1
49			·_~	1	1	1	1	1 - - -

 Table 1.13
 Pin Characteristics for 100-Pin Package (1)

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

5. Electrical Characteristics

5.1 Electrical Characteristics (M16C/62P)

 Table 5.1
 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
VCC2	Supply Voltage		Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog Supply V	/oltage	Vcc1=AVcc	-0.3 to 6.5	V
VI	Input Voltage	o Vcc1=AVcc -C e RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN -0.3 to P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 -0.3 to P7_0, P7_1 -0.2 -0.3		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	bn	–40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
Topr	Operating Ambient	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

NOTES:

1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Table 5.6Flash Memory Version Electrical Characteristics (1) for 100 cycle products (D3, D5, U3,
U5)

Symbol	Parameter			Unit		
Symbol	Parameter		Min.	Тур.	Max.	Unit
-	Program and Erase Endurance (3)	Program and Erase Endurance ⁽³⁾				cycle
-	Word Program Time (Vcc1=5.0V)	Word Program Time (Vcc1=5.0V)			200	μs
-	Lock Bit Program Time		25	200	μs	
-	Block Erase Time	4-Kbyte block		0.3	4	S
=	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
_		32-Kbyte block		0.5	4	S
_		64-Kbyte block		0.8	4	S
-	Erase All Unlocked Blocks Time (2)	•			4×n	S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μs
-	Data Hold Time ⁽⁵⁾		10			year

Table 5.7Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (D7, D9,
U7, U9) (Block A and Block 1 (7))

Symbol	Parameter		Standard Min. Typ. Max.			Unit	
Symbol	Falameter					Onit	
-	Program and Erase Endurance (3, 8, 9)		10,000 (4)			cycle	
-	Word Program Time (Vcc1=5.0V)			25		μS	
-	Lock Bit Program Time			25		μS	
_	Block Erase Time (Vcc1=5.0V)	4-Kbyte block		0.3		S	
tPS	Flash Memory Circuit Stabilization Wait Time	•			15	μS	
-	Data Hold Time ⁽⁵⁾		10			year	

NOTES:

1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (D3, D5, U3, U5) unless otherwise specified.

2. n denotes the number of block erases.

3. Program and Erase Endurance refers to the number of times a block erase can be performed.

If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times.

For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

- 4. Maximum number of E/W cycles for which operation is guaranteed.
- 5. Topr = -40 to 85 °C (D3, D7, U3, U7) / -20 to 85 °C (D5, D9, U5, U9).
- 6. Referenced to Vcc1 = 4.5 to 5.5V, 3.0 to 3.6V at Topr = -40 to 85 °C (D7, U7) / -20 to 85 °C (D9, U9) unless otherwise specified.
- 7. Table 5.7 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.6.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary. Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- 9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- 10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (D7, D9, U7 and U9).
- 11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

Table 5.8Flash Memory Version Program / Erase Voltage and Read Operation Voltage
Characteristics (at Topr = 0 to 60 °C(D3, D5, U3, U5), Topr = -40 to 85 °C(D7, U7) / Topr =
-20 to 85 °C(D9, U9))

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC1 = 3.3 V \pm 0.3 V \text{ or } 5.0 V \pm 0.5 V$	Vcc1=2.7 to 5.5 V



Symbol	Parameter	Measuring Condition		Standard		Unit
Symbol	Falanielei	weasuring condition	Min.	Тур.	Max. 4.4 3.6 0.8 4.0	Onit
Vdet4	Low Voltage Detection Voltage (1)	Vcc1=0.8V to 5.5V	3.3	3.8	4.4	V
Vdet3	Reset Level Detection Voltage (1, 2)		2.2	2.8	3.6	V
Vdet4-Vdet3	Electric potential difference of Low Voltage Detection and Reset Level Detection		0.3			V
Vdet3s	Low Voltage Reset Retention Voltage				0.8	V
Vdet3r	Low Voltage Reset Release Voltage (3)		2.2	2.9	4.0	V

 Table 5.9
 Low Voltage Detection Circuit Electrical Characteristics

NOTES:

1. Vdet4 > Vdet3.

2. Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection voltage, the microcomputer operates with $f(BCLK) \le 10MHz$.

3. Vdet3r > Vdet3 is not guaranteed.

4. The voltage detection circuit is designed to use when VCC1 is set to 5V.

Table 5.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition		Standard		Unit
Symbol	Falanlelei	Measuring Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc1=2.7V to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μS
td(S-R)	Brown-out Detection Reset (Hardware Reset 2) Release Wait Time	VCC1=Vdet3r to 5.5V		6 (1)	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	Vcc1=2.7V to 5.5V			20	μs

NOTES:

1. When Vcc1 = 5V.

M16C/62P Group (M16C/62P, M16C/62PT)




Figure 5.1 Power Supply Circuit Timing Diagram

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Cumbal	Deremeter		Stan	dard	Linit
Symbol	Parameter		Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	Figure 5.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} = 40[ns] \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$


2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = -CR X ln (1-VoL / Vcc2) by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1kΩ, hold time of output "L" level is t = -30pF X 1k Ω X ln(1-0.2Vcc2 / Vcc2)

 $t = -30 \text{ F } \times 1 \text{ K} \Omega \times 1 \text{ m} (1 - 0.2 \text{ VCC})$

= 6.7ns.






Figure 5.2 Ports P0 to P14 Measurement Circuit

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.28	Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external
	area access)

Symphol	Parameter		Stan	dard	Unit
Symbol	Parameter		Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	i igure 5.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)x10^9}{f(\text{BCLK})} - 40[\text{ns}]$


n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. (BCLK) is 12.5MHz or less.


2. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \text{x10}^9}{f(\text{BCLK})} - 10[\text{ns}]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = -CR X ln (1-VoL / VCc2) by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1kΩ, hold time of output "L" level is

> $t = -30pF X 1k\Omega X In(1-0.2Vcc2 / Vcc2)$ = 6.7ns.







Symbol	Paramet	or	Measuring Condition		Min. Typ. Max. Max. <thmax.< th=""> Max. Max. <thm< th=""><th>Unit</th></thm<></thmax.<>	Unit		
Symbol	Falamen	ei	Ivieas		Min.	Тур.	Max.	Onit
Icc	Power Supply Current (Vcc1=Vcc2=2.7V to 3.6V)	In single-chip mode, the output	Mask ROM	f(BCLK)=10MHz No division		8	11	mA
	· · · · · · · · · · · · · · · · · · ·	pins are open and other pins are Vss		No division, On-chip oscillation		1	Max. 11 13 13 	mA
			Flash Memory	f(BCLK)=10MHz, No division		8	13	mA
			,	No division, On-chip oscillation		1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, VCC1=3.0V		12		mA
	Erase	f(BCLK)=10MHz, VCC1=3.0V		22		mA		
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μA
				On-chip oscillation, Wait mode		45		μA
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		6.0		μΑ
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		1.8		μA
				Stop mode Topr =25°C		0.7	3.0	μΑ
Idet4	Low Voltage Detection Diss	sipation Current (4)				0.6	4	μΑ
Idet3	Reset Area Detection Dissi	pation Current (4)				0.4	2	μΑ

Table 5.31 Electrical Characteristics (2) (1)

NOTES:
1. Referenced to Vcc1=Vcc2=2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=10MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register

Idet3: VC26 bit in the VCR2 register

VCC1=VCC2=3V

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.46	Memory Expansion and Microprocessor Modes (for setting with no wait)
	· · · · · · · · · · · · · · · · · · ·

Currente e l	Deveryeter		Stan	dard	Linit
Symbol	Parameter		Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			30	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			30	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.12		30	ns
th(BCLK-RD)	RD Signal Output Hold Time	Figure 5.12	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			30	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns] \qquad \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR \times In (1-VoL / Vcc2)$ by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is

t = -30pF X 1k Ω X In(1-0.2Vcc2 / Vcc2)

= 6.7ns.








Figure 5.12 Ports P0 to P14 Measurement Circuit





O make a l		Demonster			Standard	b	11.2
Symbol		Parameter		Min.	Тур.	Max.	Unit
VCC1, VCC2	Supply Voltage (VCC1 = VCC2)		4.0	5.0	5.5	V
AVcc	Analog Supply V	/oltage			VCC1		V
Vss	Supply Voltage				0		V
AVss	Analog Supply V	/oltage			0		V
Viн	HIGH Input Voltage (4)	P3_1 to P3_7, P4_0 to P4_7, P P12_0 to P12_7, P13_0 to P13		0.8Vcc2		Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0.8Vcc2		Vcc2	V
		P6_0 to P6_7, P7_2 to P7_7, F P10_0 to P10_7, P11_0 to P11 XIN, RESET, CNVSS, BYTE		0.8Vcc1		Vcc1	V
		P7_0, P7_1		0.8Vcc1		6.5	V
VIL	LOW Input Voltage ⁽⁴⁾	P3_1 to P3_7, P4_0 to P4_7, P P12_0 to P12_7, P13_0 to P13		0		0.2Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0		0.2Vcc2	V
		P6_0 to P6_7, P7_0 to P7_7, F P10_ <u>0 to P10_7, P11_0 to P11</u> XIN, RESET, CNVSS, BYTE		0		0.2Vcc	V
IOH(peak)	HIGH Peak Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12	P6_0 to P6_7, P7_2 to P7_7,			-10.0	mA
IOH(avg)	HIGH Average Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12	P6_0 to P6_7, P7_2 to P7_7,			-5.0	mA
IOL(peak)	LOW Peak Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12	P6_0 to P6_7, P7_0 to P7_7,			10.0	mA
IOL(avg)	LOW Average Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12	P6_0 to P6_7, P7_0 to P7_7,			5.0	mA
f(XIN)	Main Clock Inpu	t Oscillation Frequency	VCC1=4.0V to 5.5V	0		16	MHz
f(XCIN)	Sub-Clock Oscil	lation Frequency			32.768	50	kHz
f(Ring)	On-chip Oscillati	on Frequency		0.5	1	2	MHz
f(PLL)	PLL Clock Oscill	ation Frequency	VCC1=4.0V to 5.5V	10		24	MHz
f(BCLK)	CPU Operation	Clock	•	0		24	MHz
tsu(PLL)	PLL Frequency Wait Time	Synthesizer Stabilization	VCC1=5.5V			20	ms

 Table 5.50
 Recommended Operating Conditions (1) ⁽¹⁾

NOTES:

1. Referenced to Vcc1 = Vcc2 = 4.7 to 5.5V at Topr = -40 to 85° C / -40 to 125° C unless otherwise specified.

T version = -40 to 85 °C, V version = -40 to 125 °C.

2. The Average Output Current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10 P1, P14_0 and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.

4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

RENESAS

