



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m3062lfgpfp-u9c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.




Figure 1.9 Pin Configuration (Top View)

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	1.ogisto.	<b>5</b> y	7.1107.710001
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
to			
01AFh			
01B0h			
01B1h			
01B1h			
01B3h			
01B3h	Flash Identification Register (2)	FIDR	XXXXXX00b
01B5h	Flash Memory Control Register 1 (2)	FMR1	0X00XX0Xb
	Flash Memory Control Register 1 (4)	FIVIRI	UNUUNNUND
01B6h	Floor Mamouri Control Dociotor () (2)	EMDO	000000016
01B7h	Flash Memory Control Register 0 (2)	FMR0	00000001b
01B8h	Address Match Interrupt Register 2	RMAD2	00h
01B9h			00h
01BAh		41500	XXh
01BBh	Address Match Interrupt Enable Register 2	AIER2	XXXXXX00b
01BCh	Address Match Interrupt Register 3	RMAD3	00h
01BDh			00h
01BEh			XXh
01C0h			
to			
024Fh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh	Peripheral Clock Select Register	PCLKR	00000011b
025Fh	1 onphoral Glook Goldek Register	1 JEININ	00000115
0260h			
to			
032Fh			
032FII			
0330h 0331h			
0332h			
0333h			
0334h			
0335h			
0336h			
0337h			
0338h			
0339h			
033Ah			
033Bh			
033Ch			
033Dh			
033Eh			
033Fh			
NOTES:			I .

- The blank areas are reserved and cannot be accessed by users.
   This register is included in the flash memory version.
- X : Nothing is mapped to this bit

Table 4.5 SFR Information (5) (1)

Address	Register	Symbol	After Reset
0380h	Count Start Flag	TABSR	00h
0381h	Clock Prescaler Reset Fag	CPSRF	0XXXXXXb
0382h	One-Shot Start Flag	ONSF	00h
0383h	Trigger Select Register	TRGSR	00h
0384h	Up-Down Flag	UDF	00h <sup>(2)</sup>
0385h			
0386h	Timer A0 Register	TA0	XXh
0387h			XXh
0388h	Timer A1 Register	TA1	XXh
0389h			XXh
038Ah	Timer A2 Register	TA2	XXh
038Bh			XXh
038Ch	Timer A3 Register	TA3	XXh
038Dh			XXh
038Eh	Timer A4 Register	TA4	XXh
038Fh			XXh
0390h	Timer B0 Register	TB0	XXh
0391h			XXh
0392h	Timer B1 Register	TB1	XXh
0393h			XXh
0394h	Timer B2 Register	TB2	XXh
0395h			XXh
0396h	Timer A0 Mode Register	TA0MR	00h
0397h	Timer A1 Mode Register	TA1MR	00h
0398h	Timer A2 Mode Register	TA2MR	00h
0399h	Timer A3 Mode Register	TA3MR	00h
039Ah	Timer A4 Mode Register	TA4MR	00h
039Bh	Timer B0 Mode Register	TB0MR	00XX0000b
039Ch	Timer B1 Mode Register	TB1MR	00XX0000b
039Dh	Timer B2 Mode Register	TB2MR	00XX0000b
039Eh	Timer B2 Special Mode Register	TB2SC	XXXXXX00b
039Fh			
03A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
03A1h	UARTO Bit Rate Generator	U0BRG	XXh
03A2h	UART0 Transmit Buffer Register	U0TB	XXh
03A3h			XXh
03A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	00XX0010b
03A6h	UART0 Receive Buffer Register	U0RB	XXh
03A7h			XXh
03A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
03A9h	UART1 Bit Rate Generator	U1BRG	XXh
03AAh	UART1 Transmit Buffer Register	U1TB	XXh
03ABh		11400	XXh
03ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
03ADh	UART1 Transmit/Receive Control Register 1	U1C1	00XX0010b
03AEh	UART1 Receive Buffer Register	U1RB	XXh
03AFh	LIADT Transmit/Dessitus Control Desister C	LICON	XXh
03B0h	UART Transmit/Receive Control Register 2	UCON	X0000000b
03B1h 03B2h			1
00001			
03B3h			
03B4h 03B5h			
03B5h			+
03B6h		-	+
03B7h	I DMA0 Paguagt Factor Salact Pagistor	DM0SL	00h
03B8h	DMA0 Request Factor Select Register	DIVIUOL	0011
03B9h	DMA1 Request Factor Select Register	DM1SL	00b
03BAh	DIVIA I NEQUEST FACIOL SELECT REGISTER	DIVITOL	00h
03BBh	CRC Data Register	CRCD	XXh
03BCh 03BDh	ONO Data Negistei	ONOD	XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh	ONO imput negiolei	OINOIN	AAH
וו וטטט		I	

- The blank areas are reserved and cannot be accessed by users.
   Bit 5 in the Up-down flag is "0" by reset. However, The values in these bits when read are indeterminate.

X : Nothing is mapped to this bit

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
03C0h	A/D Register 0	AD0	XXh
03C1h	112 112gi2121 1	1.24	XXh
03C2h	A/D Register 1	AD1	XXh
03C3h	11-11-g-11-11		XXh
03C4h	A/D Register 2	AD2	XXh
03C5h	7.15 (togistis) 2	7.52	XXh
03C6h	A/D Register 3	AD3	XXh
03C7h	1.1g	1.24	XXh
03C8h	A/D Register 4	AD4	XXh
03C9h	The stage of the s		XXh
03CAh	A/D Register 5	AD5	XXh
03CBh	, vo regions o	7.20	XXh
03CCh	A/D Register 6	AD6	XXh
03CDh	7.72 (tog.oto. o	7.20	XXh
03CEh	A/D Register 7	AD7	XXh
03CFh	7 V D Trogistion 7	7.51	XXh
03D0h			7001
03D1h			
03D2h			
03D2h			
03D3H	A/D Control Register 2	ADCON2	00h
03D4H	77D Control Register 2	ADCONZ	3011
03D5h	A/D Control Register 0	ADCON0	00000XXXb
03D6h	A/D Control Register 1	ADCON0 ADCON1	00h
03D7h 03D8h	D/A Register 0	DA0	00h
03D6H	D/A Register 0	DAU	0011
03D9h 03DAh	D/A Pagister 1	I DA4	004
03DAn 03DBh	D/A Register 1	DA1	00h
	D/A Control Boniston	DACON	001-
03DCh	D/A Control Register	DACON	00h
03DDh	D (D(10) (1) (2)	10011	100000000
03DEh	Port P14 Control Register (3)	PC14	XX00XXXXb
03DFh	Pull-Up Control Register 3 (3)	PUR3	00h
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register (3)	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register (3)	PD11	00h
03F8h	Port P12 Register (3)	P12	XXh
03F9h	Port P13 Register (3)	P13	XXh
03FAh	Port P12 Direction Register (3)	PD12	00h
03FBh	Port P13 Direction Register (3)	PD13	00h
03FCh	Pull-Up Control Register 0	PUR0	00h
		PUR1	00000000b (2)
03FDh	Pull-Up Control Register 1	1 01(1	
	Pull-Up Control Register 1  Pull-Up Control Register 2	PUR2	00000010b (2)

- 1. The blank areas are reserved and cannot be accessed by users.
- At hardware reset 1 or hardware reset 2, the register is as follows:
   "00000000b" where "L" is inputted to the CNVSS pin
   "00000010b" where "H" is inputted to the CNVSS pin

  - At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

    - "00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode).
       "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode).
- 3. These registers do not exist in M16C/62P (80-pin version), and M16C/62PT (80-pin version).
- X : Nothing is mapped to this bit



Recommended Operating Conditions (1) (1) Table 5.2

Symbol	Parameter			Unit		
Symbol		Parameter		Тур.	Max.	Unit
VCC1, VCC2	Supply Voltage	(Vcc1 ≥ Vcc2)	2.7	5.0	5.5	V
AVcc	Analog Supply V	/oltage		Vcc1		V
Vss	Supply Voltage	·		0		V
AVss	Analog Supply \	Voltage		0		V
ViH	HIGH Input	P3 1 to P3 7, P4 0 to P4 7, P5 0 to P5 7,	0.8Vcc2	-	VCC2	V
VIII	Voltage	P12_0 to P12_7, P13_0 to P13_7	0.67002		VCC2	V
	, onage	P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7, P3 0	0.8Vcc2		VCC2	V
		(during single-chip mode)	0.0 0 002		V 002	•
		P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7, P3 0	0.5Vcc2		VCC2	V
		(data input during memory expansion and microprocessor mode)	0.01002		1 002	,
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0.8Vcc1		Vcc1	V
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,				
		XIN, RESET, CNVSS, BYTE				
		P7_0, P7_1	0.8Vcc1		6.5	V
VIL	LOW Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,	0		0.2Vcc2	V
	Voltage	P12_0 to P12_7, P13_0 to P13_7				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.2Vcc2	V
		(during single-chip mode)				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.16Vcc2	V
		(data input during memory expansion and microprocessor mode)				
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0		0.2Vcc	V
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,				
		XIN, RESET, CNVSS, BYTE				
IOH(peak)	HIGH Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				
IOH(avg)	HIGH Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				
IOL(peak)	LOW Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				
IOL(avg)	LOW Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				

- 1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.
- 2. The Average Output Current is the mean value within 100ms.
- 3. The total IoL(peak) for ports P0, P1, P2, P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be 80mA max. The total IoL(peak) for ports P3, P4, P5, P6, P7, P8\_0 to P8\_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IoH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IoH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P8\_6, P8\_7, P9, P10, P14\_0, and P14\_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total IOH(peak) for ports P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be -40mA max.
  - As for 80-pin version, the total IoL(peak) for all ports and IoH(peak) must be 80mA. max. due to one Vcc and one Vss.
- 4. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

Table 5.5 D/A Conversion Characteristics (1)

Symbol	Parameter	Measuring Condition		Unit		
	Faranielei	Weasuring Condition	Min.	Тур.	Max.	Offic
_	Resolution				8	Bits
_	Absolute Accuracy				1.0	%
tsu	Setup Time				3	μS
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

- 1. Referenced to Vcc1=VREF=3.3 to 5.5V, Vss=AVss=0V at  $T_{opr} = -20$  to  $85^{\circ}C$  / -40 to  $85^{\circ}C$  unless otherwise specified.
- 2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.

**Table 5.12** Electrical Characteristics (2) (1)

Symbol	Parameter		Measuring Condition		Standard			Unit
Symbol	Faraniei	eı	ivieas	uning Condition	Min.	Тур.	Max.	Offic
Icc	Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V)	In single-chip mode, the output	Mask ROM	f(BCLK)=24MHz No division, PLL operation		14	20	mA
	,	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA
		outer puite die 1 ee	Flash Memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA
		,	,	No division, On-chip oscillation		1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, VCC1=5.0V		15		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=5.0V		25		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM <sup>(3)</sup>		25		μА
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM <sup>(3)</sup>		25		μА
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory <sup>(3)</sup>		420		μА
				On-chip oscillation, Wait mode		50		μА
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability High		7.5		μА
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability Low		2.0		μА
				Stop mode Topr =25°C		0.8	3.0	μА
Idet4	Low Voltage Detection Diss	sipation Current (4)				0.7	4	μА
Idet3	Reset Area Detection Dissi	pation Current (4)				1.2	8	μА

- NOTES:

  1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise specified.

  2. With one timer operated using fC32.

  3. This indicates the memory in which the program to be executed exists.

  4. Idea is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register Idet3: VC26 bit in the VCR2 register

# Vcc1=Vcc2=5V

# **Timing Requirements**

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.13 External Clock Input (XIN input) (1)

Symbol	Parameter	Stan	Unit	
	Faianietei	Min.	Max.	Offic
tc	External Clock Input Cycle Time	62.5		ns
tw(H)	External Clock Input HIGH Pulse Width	25		ns
tw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tf	External Clock Fall Time		15	ns

### NOTES:

1. The condition is Vcc1=Vcc2=3.0 to 5.0V.

Table 5.14 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Star	Unit	
	Faiametei	Min.	Max.	Offic
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data Input Setup Time	40		ns
tsu(RDY-BCLK)	RDY Input Setup Time	30		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	40		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

### NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5x10^9}{f(BCLK)}\!-\!45[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns] \qquad \text{n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

Page 50 of 96

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns] \qquad \text{n is "2" for 2-wait setting, "3" for 3-wait setting.}$$

# VCC1=VCC2=5V

# **Switching Characteristics**

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Cumbal	Parameter		Stan	dard	Unit	
Symbol	r didilielei		Min.	Max.	Unit	
td(BCLK-AD)	Address Output Delay Time			25	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time			25	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns	
th(BCLK-RD)	RD Signal Output Hold Time	I Iguic 3.2	0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			25	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR)(3)		(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns	

#### NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(\text{BCLK})} - 40[\text{ns}] \qquad \begin{array}{l} \text{n is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ \text{(BCLK) is 12.5MHz or less.} \end{array}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR X In (1-VoL / Vcc2)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k $\Omega$ , hold time of output "L" level is

$$t = -30pF X 1k\Omega X In(1-0.2Vcc2 / Vcc2)$$

= 6.7 ns.







Figure 5.4 Timing Diagram (2)



**Table 5.31** Electrical Characteristics (2) (1)

Cumbal	Parameter		Measuring Condition		Standard			Unit
Symbol	Paramet	eı	ivieas	suring Condition	Min.	Тур.	Max.	Unit
Icc	Power Supply Current (Vcc1=Vcc2=2.7V to 3.6V)	In single-chip mode, the output	Mask ROM	f(BCLK)=10MHz No division		8	11	mA
	,	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA
			Flash Memory	f(BCLK)=10MHz, No division		8	13	mA
		,	,	No division, On-chip oscillation		1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, VCC1=3.0V		12		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=3.0V		22		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM <sup>(3)</sup>		25		μА
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM <sup>(3)</sup>		25		μА
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory <sup>(3)</sup>		420		μА
				On-chip oscillation, Wait mode		45		μА
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability High		6.0		μА
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability Low		1.8		μА
				Stop mode Topr =25°C		0.7	3.0	μА
Idet4	Low Voltage Detection Diss	sipation Current (4)				0.6	4	μА
Idet3	Reset Area Detection Dissi	pation Current (4)				0.4	2	μΑ

- NOTES:

  1. Referenced to Vcc1=Vcc2=2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=10MHz unless otherwise specified.

  2. With one timer operated using fC32.

  3. This indicates the memory in which the program to be executed exists.

  4. Idea is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register Idet3: VC26 bit in the VCR2 register

# VCC1=VCC2=3V

# **Switching Characteristics**

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.46 Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol	Parameter		Stan	dard	Unit
Symbol	Falameter		Min.	Max.	Offic
td(BCLK-AD)	Address Output Delay Time			30	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			30	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time	1	-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.12		30	ns
th(BCLK-RD)	RD Signal Output Hold Time	Tigule 3.12	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			30	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)	7	(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time	7		40	ns

### NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{x} 10^9}{\text{f(BCLK)}} - 40 [\text{ns}] \hspace{1cm} \text{f(BCLK) is 12.5MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR X In (1-VoL / Vcc2)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k $\Omega$ , hold time of output "L" level is

$$t = -30pF X 1k \Omega X In(1-0.2Vcc2 / Vcc2)$$

= 6.7 ns.






Figure 5.12 Ports P0 to P14 Measurement Circuit

Page 70 of 96




Figure 5.15 Timing Diagram (3)




Figure 5.19 Timing Diagram (7)




Figure 5.20 Timing Diagram (8)

Table 5.51 A/D Conversion Characteristics (1)

Come le el	Davassa			Managerian Camalitian		Standard	ı	Unit
Symbol	Parame	ter	Measuring Condition		Min.	Тур.	Max.	Offic
_	Resolution		VREF=V	/cc1			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
		8bit	VREF=V	/cc1=5V			±2	LSB
-	Absolute Accuracy	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	VREF=V	/cc1=5V			±2	LSB
=	Tolerance Level Impeda	ance				3		kΩ
DNL	Differential Non-Linearit	y Error					±1	LSB
=	Offset Error						±3	LSB
=	Gain Error						±3	LSB
RLADDER	Ladder Resistance		VREF=V	/cc1	10		40	kΩ
tconv	10-bit Conversion Time Function Available	, Sample & Hold	VREF=V	/cc1=5V, φAD=12MHz	2.75			μЅ
tconv	8-bit Conversion Time, Function Available	Sample & Hold	VREF=VCC1=5V, φAD=12MHz		2.33			μS
tsamp	Sampling Time				0.25			μS
VREF	Reference Voltage				2.0		Vcc1	V
VIA	Analog Input Voltage				0		VREF	V

- 1. Referenced to Vcc1=AVcc=VREF=4.0 to 5.5V, Vss=AVss=0V at Topr = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C
- 2.  $\phi$ AD frequency must be 12 MHz or less.
- 3. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 2. When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.

Table 5.52 D/A Conversion Characteristics (1)

Symbol	Parameter	Measuring Condition	Standard			Unit
		Measuring Condition	Min.	Тур.	Max.	Offic
_	Resolution				8	Bits
_	Absolute Accuracy				1.0	%
tsu	Setup Time				3	μS
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

- 1. Referenced to Vcc1=VREF=4.0 to 5.5V, Vss=AVss=0V at Topr = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C
- 2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.



**Table 5.58** Electrical Characteristics (2) (1)

Symbol	Paramet	•	Maga	uring Condition	;	Standard	d	Unit														
Symbol	Paramet	еі	ivieas	suring Condition	Min.	Тур.	Max.	Unit														
Icc	Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V)	In single-chip mode, the output	Mask ROM	f(BCLK)=24MHz No division, PLL operation		14	20	mA														
	,	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA														
		у на те	Flash Memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA														
			,	No division, On-chip oscillation		1.8		mA														
			Flash Memory Program	f(BCLK)=10MHz, Vcc1=5.0V		15		mA														
			Flash Memory Erase	f(BCLK)=10MHz, Vcc1=5.0V		25		mA														
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM <sup>(3)</sup>		25		μА														
																	Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM <sup>(3)</sup>		25		μА
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory <sup>(3)</sup>		420		μА														
				On-chip oscillation, Wait mode		50		μА														
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability High		7.5		μА														
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability Low		2.0		μА														
				Stop mode Topr =25°C		2.0	6.0	μА														
				Stop mode Topr =85°C			20	μА														
				Stop mode Topr =125°C			TBD	μА														

NOTES:

1. Referenced to Vcc1=Vcc2=4.0 to 5.5V, Vss = 0V at Topr = -40 to 85°C / -40 to 125°C, f(BCLK)=24MHz unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C.

2. With one timer operated using fC32.

3. This indicates the memory in which the program to be executed exists.

# VCC1=VCC2=5V

# **Timing Requirements**

(VCC1 = VCC2 = 5V, VSS = 0V, at  $T_{opr}$  = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.60 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard Min. Max.	dard	Unit
	Falanielei		Offic	
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAilN Input LOW Pulse Width	40		ns

# Table 5.61 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
	Faranteter	Min. Max.	Offit	
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

# Table 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
	Falanielei	Min. Max.	Offic	
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

# Table 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min. Max.	Offic	
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

# Table 5.64 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard	dard	Unit
	Faiametei	Min.	Max.	Offic
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

# Table 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
	Falanielei	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns

