



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Not For New Designs   |
| Core Processor             | M16C/60   |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, IEBus, UART/USART   |
| Peripherals                | DMA, WDT  |
| Number of I/O              | 85  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 20K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 26x10b; D/A 2x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LFQFP (14x14)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m3062lfgpgp-u3c">https://www.e-xfl.com/product-detail/renesas-electronics-america/m3062lfgpgp-u3c</a> |




Figure 1.3 Type No., Memory Size, and Package

**Table 1.19 Pin Description (100-pin and 128-pin Version) (3)**

| Signal Name             | Pin Name  | I/O Type | Power Supply <sup>(1)</sup> | Description   |
|-------------------------|---|----------|-----------------------------|---|
| Reference voltage input | VREF  | I        | VCC1                        | Applies the reference voltage for the A/D converter and D/A converter.  |
| A/D converter           | AN0 to AN7,<br>AN0_0 to<br>AN0_7,<br>AN2_0 to<br>AN2_7  | I        | VCC1                        | Analog input pins for the A/D converter.  |
|                         | ADTRG   | I        | VCC1                        | This is an A/D trigger input pin.   |
|                         | ANEX0   | I/O      | VCC1                        | This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode.  |
|                         | ANEX1   | I        | VCC1                        | This is the extended analog input pin for the A/D converter.  |
| D/A converter           | DA0, DA1  | O        | VCC1                        | This is the output pin for the D/A converter.   |
| I/O port                | P0_0 to P0_7,<br>P1_0 to P1_7,<br>P2_0 to P2_7,<br>P3_0 to P3_7,<br>P4_0 to P4_7,<br>P5_0 to P5_7,<br>P12_0 to<br>P12_7 (2),<br>P13_0 to<br>P13_7 (2) | I/O      | VCC2                        | 8-bit I/O ports in CMOS, having a direction register to select an input or output.<br>Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program. |
|                         | P6_0 to P6_7,<br>P7_0 to P7_7,<br>P9_0 to P9_7,<br>P10_0 to<br>P10_7,<br>P11_0 to<br>P11_7 (2)  | I/O      | VCC1                        | 8-bit I/O ports having equivalent functions to P0.<br>(however, output of P7_0 and P7_1 for the N-channel open drain output.)   |
|                         | P8_0 to P8_4,<br>P8_6, P8_7,<br>P14_0,<br>P14_1(2)  | I/O      | VCC1                        | I/O ports having equivalent functions to P0.  |
| Input port              | P8_5  | I        | VCC1                        | Input pin for the $\overline{NMI}$ interrupt.<br>Pin states can be read by the P8_5 bit in the P8 register.   |


I : Input   O : Output   I/O : Input and output

## NOTES:

1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
2. Ports P11 to P14 in M16C/62P (100-pin version) and M16C/62PT (100-pin version) cannot be used.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.



**Figure 2.1 Central Processing Unit Register**

### 2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers.

R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is “0”; USP is selected when the U flag is “1”.

The U flag is cleared to “0” when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

### 2.8.10 Reserved Area

When write to this bit, write “0”. When read, its content is indeterminate.

## 4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

**Table 4.1 SFR Information (1) (1)**

| Address | Register                                     | Symbol | After Reset  |
|---------|--|--------|--|
| 0000h   |  |        |  |
| 0001h   |  |        |  |
| 0002h   |  |        |  |
| 0003h   |  |        |  |
| 0004h   | Processor Mode Register 0 (2)                | PM0    | 0000000b(CNVSS pin is "L")<br>0000001b(CNVSS pin is "H") |
| 0005h   | Processor Mode Register 1                    | PM1    | 00001000b  |
| 0006h   | System Clock Control Register 0              | CM0    | 01001000b  |
| 0007h   | System Clock Control Register 1              | CM1    | 00100000b  |
| 0008h   | Chip Select Control Register (6)             | CSR    | 00000001b  |
| 0009h   | Address Match Interrupt Enable Register      | AIER   | XXXXXX00b  |
| 000Ah   | Protect Register                             | PRCR   | XX000000b  |
| 000Bh   | Data Bank Register (6)                       | DBR    | 00h  |
| 000Ch   | Oscillation Stop Detection Register (3)      | CM2    | 0X000000b  |
| 000Dh   |  |        |  |
| 000Eh   | Watchdog Timer Start Register                | WDTS   | XXh  |
| 000Fh   | Watchdog Timer Control Register              | WDC    | 00XXXXXXXXb (4)  |
| 0010h   | Address Match Interrupt Register 0           | RMAD0  | 00h<br>00h<br>X0h  |
| 0011h   |  |        |  |
| 0012h   |  |        |  |
| 0013h   |  |        |  |
| 0014h   | Address Match Interrupt Register 1           | RMAD1  | 00h<br>00h<br>X0h  |
| 0015h   |  |        |  |
| 0016h   |  |        |  |
| 0017h   |  |        |  |
| 0018h   |  |        |  |
| 0019h   | Voltage Detection Register 1 (5, 6)          | VCR1   | 00001000b  |
| 001Ah   | Voltage Detection Register 2 (5, 6)          | VCR2   | 00h  |
| 001Bh   | Chip Select Expansion Control Register (6)   | CSE    | 00h  |
| 001Ch   | PLL Control Register 0                       | PLC0   | 0001X010b  |
| 001Dh   |  |        |  |
| 001Eh   | Processor Mode Register 2                    | PM2    | XXX00000b  |
| 001Fh   | Low Voltage Detection Interrupt Register (6) | D4INT  | 00h  |
| 0020h   | DMA0 Source Pointer                          | SAR0   | XXh<br>XXh<br>XXh  |
| 0021h   |  |        |  |
| 0022h   |  |        |  |
| 0023h   |  |        |  |
| 0024h   | DMA0 Destination Pointer                     | DAR0   | XXh<br>XXh<br>XXh  |
| 0025h   |  |        |  |
| 0026h   |  |        |  |
| 0027h   |  |        |  |
| 0028h   | DMA0 Transfer Counter                        | TCR0   | XXh<br>XXh   |
| 0029h   |  |        |  |
| 002Ah   |  |        |  |
| 002Bh   |  |        |  |
| 002Ch   | DMA0 Control Register                        | DM0CON | 00000X00b  |
| 002Dh   |  |        |  |
| 002Eh   |  |        |  |
| 002Fh   |  |        |  |
| 0030h   | DMA1 Source Pointer                          | SAR1   | XXh<br>XXh<br>XXh  |
| 0031h   |  |        |  |
| 0032h   |  |        |  |
| 0033h   |  |        |  |
| 0034h   | DMA1 Destination Pointer                     | DAR1   | XXh<br>XXh<br>XXh  |
| 0035h   |  |        |  |
| 0036h   |  |        |  |
| 0037h   |  |        |  |
| 0038h   | DMA1 Transfer Counter                        | TCR1   | XXh<br>XXh   |
| 0039h   |  |        |  |
| 003Ah   |  |        |  |
| 003Bh   |  |        |  |
| 003Ch   | DMA1 Control Register                        | DM1CON | 00000X00b  |
| 003Dh   |  |        |  |
| 003Eh   |  |        |  |
| 003Fh   |  |        |  |

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.
5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
6. This register in M16C/62PT cannot be used.

X : Nothing is mapped to this bit

**Table 4.2 SFR Information (2) <sup>(1)</sup>**

| Address | Register  | Symbol         | After Reset |
|---------|---|----------------|-------------|
| 0040h   |   |                |             |
| 0041h   |   |                |             |
| 0042h   |   |                |             |
| 0043h   |   |                |             |
| 0044h   | INT3 Interrupt Control Register   | INT3IC         | XX00X000b   |
| 0045h   | Timer B5 Interrupt Control Register   | TB5IC          | XXXXX000b   |
| 0046h   | Timer B4 Interrupt Control Register, UART1 BUS Collision Detection Interrupt Control Register | TB4IC, U1BCNIC | XXXXX000b   |
| 0047h   | Timer B3 Interrupt Control Register, UART0 BUS Collision Detection Interrupt Control Register | TB3IC, U0BCNIC | XXXXX000b   |
| 0048h   | SI/O4 Interrupt Control Register, INT5 Interrupt Control Register                             | S4IC, INT5IC   | XX00X000b   |
| 0049h   | SI/O3 Interrupt Control Register, INT4 Interrupt Control Register                             | S3IC, INT4IC   | XX00X000b   |
| 004Ah   | UART2 Bus Collision Detection Interrupt Control Register                                      | BCNIC          | XXXXX000b   |
| 004Bh   | DMA0 Interrupt Control Register   | DM0IC          | XXXXX000b   |
| 004Ch   | DMA1 Interrupt Control Register   | DM1IC          | XXXXX000b   |
| 004Dh   | Key Input Interrupt Control Register  | KUPIC          | XXXXX000b   |
| 004Eh   | A/D Conversion Interrupt Control Register   | ADIC           | XXXXX000b   |
| 004Fh   | UART2 Transmit Interrupt Control Register   | S2TIC          | XXXXX000b   |
| 0050h   | UART2 Receive Interrupt Control Register  | S2RIC          | XXXXX000b   |
| 0051h   | UART0 Transmit Interrupt Control Register   | S0TIC          | XXXXX000b   |
| 0052h   | UART0 Receive Interrupt Control Register  | S0RIC          | XXXXX000b   |
| 0053h   | UART1 Transmit Interrupt Control Register   | S1TIC          | XXXXX000b   |
| 0054h   | UART1 Receive Interrupt Control Register  | S1RIC          | XXXXX000b   |
| 0055h   | Timer A0 Interrupt Control Register   | TA0IC          | XXXXX000b   |
| 0056h   | Timer A1 Interrupt Control Register   | TA1IC          | XXXXX000b   |
| 0057h   | Timer A2 Interrupt Control Register   | TA2IC          | XXXXX000b   |
| 0058h   | Timer A3 Interrupt Control Register   | TA3IC          | XXXXX000b   |
| 0059h   | Timer A4 Interrupt Control Register   | TA4IC          | XXXXX000b   |
| 005Ah   | Timer B0 Interrupt Control Register   | TB0IC          | XXXXX000b   |
| 005Bh   | Timer B1 Interrupt Control Register   | TB1IC          | XXXXX000b   |
| 005Ch   | Timer B2 Interrupt Control Register   | TB2IC          | XXXXX000b   |
| 005Dh   | INT0 Interrupt Control Register   | INT0IC         | XX00X000b   |
| 005Eh   | INT1 Interrupt Control Register   | INT1IC         | XX00X000b   |
| 005Fh   | INT2 Interrupt Control Register   | INT2IC         | XX00X000b   |
| 0060h   |   |                |             |
| 0061h   |   |                |             |
| 0062h   |   |                |             |
| 0063h   |   |                |             |
| 0064h   |   |                |             |
| 0065h   |   |                |             |
| 0066h   |   |                |             |
| 0067h   |   |                |             |
| 0068h   |   |                |             |
| 0069h   |   |                |             |
| 006Ah   |   |                |             |
| 006Bh   |   |                |             |
| 006Ch   |   |                |             |
| 006Dh   |   |                |             |
| 006Eh   |   |                |             |
| 006Fh   |   |                |             |
| 0070h   |   |                |             |
| 0071h   |   |                |             |
| 0072h   |   |                |             |
| 0073h   |   |                |             |
| 0074h   |   |                |             |
| 0075h   |   |                |             |
| 0076h   |   |                |             |
| 0077h   |   |                |             |
| 0078h   |   |                |             |
| 0079h   |   |                |             |
| 007Ah   |   |                |             |
| 007Bh   |   |                |             |
| 007Ch   |   |                |             |
| 007Dh   |   |                |             |
| 007Eh   |   |                |             |
| 007Fh   |   |                |             |

## NOTES:

1. The blank areas are reserved and cannot be accessed by users.

X : Nothing is mapped to this bit

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (M16C/62P)

**Table 5.1 Absolute Maximum Ratings**

| Symbol           | Parameter                           |   | Condition                       | Rated Value           | Unit |
|------------------|-------------------------------------|---|---------------------------------|-----------------------|------|
| Vcc1, Vcc2       | Supply Voltage                      |   | Vcc1=AVcc                       | -0.3 to 6.5           | V    |
| Vcc2             | Supply Voltage                      |   | Vcc2                            | -0.3 to Vcc1+0.1      | V    |
| AVcc             | Analog Supply Voltage               |   | Vcc1=AVcc                       | -0.3 to 6.5           | V    |
| Vi               | Input Voltage                       | RESET, CNVSS, BYTE,<br>P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7,<br>P9_0 to P9_7, P10_0 to P10_7,<br>P11_0 to P11_7, P14_0, P14_1,<br>VREF, XIN |                                 | -0.3 to Vcc1+0.3 (1)  | V    |
|                  |                                     | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,<br>P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,<br>P12_0 to P12_7, P13_0 to P13_7                        |                                 | -0.3 to Vcc2+0.3 (1)  | V    |
|                  |                                     | P7_0, P7_1  |                                 | -0.3 to 6.5           | V    |
| Vo               | Output Voltage                      | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4,<br>P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,<br>P11_0 to P11_7, P14_0, P14_1,<br>XOUT                 |                                 | -0.3 to Vcc1+0.3 (1)  | V    |
|                  |                                     | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,<br>P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,<br>P12_0 to P12_7, P13_0 to P13_7                        |                                 | -0.3 to Vcc2+0.3 (1)  | V    |
|                  |                                     | P7_0, P7_1  |                                 | -0.3 to 6.5           | V    |
| Pd               | Power Dissipation                   |   | -40°C < T <sub>opr</sub> ≤ 85°C | 300                   | mW   |
| T <sub>opr</sub> | Operating<br>Ambient<br>Temperature | When the Microcomputer is Operating   |                                 | -20 to 85 / -40 to 85 | °C   |
|                  |                                     | Flash Program Erase   |                                 | 0 to 60               | °C   |
| T <sub>stg</sub> | Storage Temperature                 |   |                                 | -65 to 150            | °C   |

NOTES:

- There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

**Table 5.2 Recommended Operating Conditions (1) <sup>(1)</sup>**

| Symbol     | Parameter                                 | Standard  |         |      | Unit       |
|------------|---|---|---------|------|------------|
|            |   | Min.  | Typ.    | Max. |            |
| Vcc1, Vcc2 | Supply Voltage ( $V_{CC1} \geq V_{CC2}$ ) | 2.7   | 5.0     | 5.5  | V          |
| AVcc       | Analog Supply Voltage                     |   | Vcc1    |      | V          |
| Vss        | Supply Voltage                            |   | 0       |      | V          |
| AVss       | Analog Supply Voltage                     |   | 0       |      | V          |
| VIH        | HIGH Input Voltage                        | P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,<br>P12_0 to P12_7, P13_0 to P13_7   | 0.8Vcc2 |      | Vcc2 V     |
|            |   | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0<br>(during single-chip mode)   | 0.8Vcc2 |      | Vcc2 V     |
|            |   | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0<br>(data input during memory expansion and microprocessor mode)  | 0.5Vcc2 |      | Vcc2 V     |
|            |   | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7,<br>P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,<br>XIN, RESET, CNVSS, BYTE   | 0.8Vcc1 |      | Vcc1 V     |
|            |   | P7_0, P7_1  | 0.8Vcc1 | 6.5  | V          |
| VIL        | LOW Input Voltage                         | P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,<br>P12_0 to P12_7, P13_0 to P13_7   | 0       |      | 0.2Vcc2 V  |
|            |   | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0<br>(during single-chip mode)   | 0       |      | 0.2Vcc2 V  |
|            |   | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0<br>(data input during memory expansion and microprocessor mode)  | 0       |      | 0.16Vcc2 V |
|            |   | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7,<br>P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,<br>XIN, RESET, CNVSS, BYTE   | 0       |      | 0.2Vcc V   |
| IOH(peak)  | HIGH Peak Output Current                  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,<br>P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,<br>P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,<br>P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 |         |      | -10.0 mA   |
| IOH(avg)   | HIGH Average Output Current               | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,<br>P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,<br>P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,<br>P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 |         |      | -5.0 mA    |
| IOL(peak)  | LOW Peak Output Current                   | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,<br>P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,<br>P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,<br>P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 |         |      | 10.0 mA    |
| IOL(avg)   | LOW Average Output Current                | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,<br>P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,<br>P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,<br>P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 |         |      | 5.0 mA     |

## NOTES:

1. Referenced to  $V_{CC1} = V_{CC2} = 2.7$  to  $5.5V$  at  $T_{opr} = -20$  to  $85^{\circ}\text{C}$  /  $-40$  to  $85^{\circ}\text{C}$  unless otherwise specified.
2. The Average Output Current is the mean value within 100ms.
3. The total  $IO_{L(peak)}$  for ports P0, P1, P2, P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be 80mA max. The total  $IO_{L(peak)}$  for ports P3, P4, P5, P6, P7, P8\_0 to P8\_4, P12, and P13 must be 80mA max. The total  $IO_{H(peak)}$  for ports P0, P1, and P2 must be -40mA max. The total  $IO_{H(peak)}$  for ports P3, P4, P5, P12, and P13 must be -40mA max. The total  $IO_{H(peak)}$  for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total  $IO_{H(peak)}$  for ports P8\_6, P8\_7, P9, P10, P14\_0, and P14\_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total  $IO_{H(peak)}$  for ports P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be -40mA max.
4. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

**Table 5.5 D/A Conversion Characteristics<sup>(1)</sup>**

| Symbol | Parameter                            | Measuring Condition | Standard |      |      | Unit |
|--------|--------------------------------------|---------------------|----------|------|------|------|
|        |                                      |                     | Min.     | Typ. | Max. |      |
| -      | Resolution                           |                     |          |      | 8    | Bits |
| -      | Absolute Accuracy                    |                     |          |      | 1.0  | %    |
| tsu    | Setup Time                           |                     |          |      | 3    | μs   |
| Ro     | Output Resistance                    |                     | 4        | 10   | 20   | kΩ   |
| Ivref  | Reference Power Supply Input Current | (NOTE 2)            |          |      | 1.5  | mA   |

## NOTES:

1. Referenced to Vcc1=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.
2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the Ivref will flow even if Vref is disconnected by the A/D control register.

**Table 5.6 Flash Memory Version Electrical Characteristics<sup>(1)</sup> for 100 cycle products (D3, D5, U3, U5)**

| Symbol | Parameter                                     | Standard       |      |      | Unit  |
|--------|---|----------------|------|------|-------|
|        |   | Min.           | Typ. | Max. |       |
| -      | Program and Erase Endurance <sup>(3)</sup>    | 100            |      |      | cycle |
| -      | Word Program Time (Vcc1=5.0V)                 |                | 25   | 200  | μs    |
| -      | Lock Bit Program Time                         |                | 25   | 200  | μs    |
| -      | Block Erase Time<br>(Vcc1=5.0V)               | 4-Kbyte block  | 0.3  | 4    | s     |
| -      |   | 8-Kbyte block  | 0.3  | 4    | s     |
| -      |   | 32-Kbyte block | 0.5  | 4    | s     |
| -      |   | 64-Kbyte block | 0.8  | 4    | s     |
| -      | Erase All Unlocked Blocks Time <sup>(2)</sup> |                |      | 4xn  | s     |
| tpS    | Flash Memory Circuit Stabilization Wait Time  |                |      | 15   | μs    |
| -      | Data Hold Time <sup>(5)</sup>                 | 10             |      |      | year  |

**Table 5.7 Flash Memory Version Electrical Characteristics<sup>(6)</sup> for 10,000 cycle products (D7, D9, U7, U9) (Block A and Block 1<sup>(7)</sup>)**

| Symbol | Parameter  | Standard              |      |      | Unit  |
|--------|--|-----------------------|------|------|-------|
|        |  | Min.                  | Typ. | Max. |       |
| -      | Program and Erase Endurance <sup>(3, 8, 9)</sup> | 10,000 <sup>(4)</sup> |      |      | cycle |
| -      | Word Program Time (Vcc1=5.0V)                    |                       | 25   |      | μs    |
| -      | Lock Bit Program Time                            |                       | 25   |      | μs    |
| -      | Block Erase Time<br>(Vcc1=5.0V)                  | 4-Kbyte block         | 0.3  |      | s     |
| tpS    | Flash Memory Circuit Stabilization Wait Time     |                       |      | 15   | μs    |
| -      | Data Hold Time <sup>(5)</sup>                    | 10                    |      |      | year  |

## NOTES:

1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (D3, D5, U3, U5) unless otherwise specified.
2. n denotes the number of block erases.
3. Program and Erase Endurance refers to the number of times a block erase can be performed.  
If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times.  
For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block.  
(Rewrite prohibited)
4. Maximum number of E/W cycles for which operation is guaranteed.
5. Topr = -40 to 85 °C (D3, D7, U3, U7) / -20 to 85 °C (D5, D9, U5, U9).
6. Referenced to Vcc1 = 4.5 to 5.5V, 3.0 to 3.6V at Topr = -40 to 85 °C (D7, U7) / -20 to 85 °C (D9, U9) unless otherwise specified.
7. Table 5.7 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.6.
8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary.  
Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (D7, D9, U7 and U9).
11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

**Table 5.8 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60 °C(D3, D5, U3, U5), Topr = -40 to 85 °C(D7, U7) / Topr = -20 to 85 °C(D9, U9))**

| Flash Program, Erase Voltage          | Flash Read Operation Voltage |
|---------------------------------------|------------------------------|
| Vcc1 = 3.3 V ± 0.3 V or 5.0 V ± 0.5 V | Vcc1=2.7 to 5.5 V            |

$$V_{CC1}=V_{CC2}=5V$$

### Timing Requirements

( $V_{CC1} = V_{CC2} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{OPR} = -20$  to  $85^{\circ}\text{C}$  /  $-40$  to  $85^{\circ}\text{C}$  unless otherwise specified)

**Table 5.13 External Clock Input (XIN input) <sup>(1)</sup>**

| Symbol     | Parameter                             | Standard |      | Unit |
|------------|---------------------------------------|----------|------|------|
|            |                                       | Min.     | Max. |      |
| $t_c$      | External Clock Input Cycle Time       | 62.5     |      | ns   |
| $t_{w(H)}$ | External Clock Input HIGH Pulse Width | 25       |      | ns   |
| $t_{w(L)}$ | External Clock Input LOW Pulse Width  | 25       |      | ns   |
| $t_r$      | External Clock Rise Time              |          | 15   | ns   |
| $t_f$      | External Clock Fall Time              |          | 15   | ns   |

NOTES:

1. The condition is  $V_{CC1}=V_{CC2}=3.0$  to  $5.0V$ .

**Table 5.14 Memory Expansion Mode and Microprocessor Mode**

| Symbol              | Parameter  | Standard |          | Unit |
|---------------------|--|----------|----------|------|
|                     |  | Min.     | Max.     |      |
| $t_{ac1(RD-DB)}$    | Data Input Access Time (for setting with no wait)          |          | (NOTE 1) | ns   |
| $t_{ac2(RD-DB)}$    | Data Input Access Time (for setting with wait)             |          | (NOTE 2) | ns   |
| $t_{ac3(RD-DB)}$    | Data Input Access Time (when accessing multiplex bus area) |          | (NOTE 3) | ns   |
| $t_{su(DB-RD)}$     | Data Input Setup Time                                      | 40       |          | ns   |
| $t_{su(RDY-BCLK)}$  | RDY Input Setup Time                                       | 30       |          | ns   |
| $t_{su(HOLD-BCLK)}$ | HOLD Input Setup Time                                      | 40       |          | ns   |
| $t_{h(RD-DB)}$      | Data Input Hold Time                                       | 0        |          | ns   |
| $t_{h(BCLK-RDY)}$   | RDY Input Hold Time  | 0        |          | ns   |
| $t_{h(BCLK-HOLD)}$  | HOLD Input Hold Time                                       | 0        |          | ns   |

NOTES:

1. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 45[\text{ns}]$$


2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 45[\text{ns}] \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 45[\text{ns}] \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

**Figure 5.9 Timing Diagram (7)**

**Figure 5.10 Timing Diagram (8)**





Figure 5.14 Timing Diagram (2)


**Memory Expansion Mode, Microprocessor Mode**  
(for 1-wait setting and external area access)

$V_{CC1}=V_{CC2}=3V$

**Read timing**



**Write timing**



**Measuring conditions**


- $V_{CC1}=V_{CC2}=3V$
- Input timing voltage :  $V_{IL}=0.6V$ ,  $V_{IH}=2.4V$
- Output timing voltage :  $V_{OL}=1.5V$ ,  $V_{OH}=1.5V$

**Figure 5.17 Timing Diagram (5)**


**Memory Expansion Mode, Microprocessor Mode**  
(For 2-wait setting, external area access and multiplex bus selection)

V<sub>CC1</sub>=V<sub>CC2</sub>=3V

**Read timing**



**Write timing**



$$t_{cyc} = \frac{1}{f(BCLK)}$$

**Measuring conditions**


- V<sub>CC1</sub>=V<sub>CC2</sub>=3V
- Input timing voltage : V<sub>IL</sub>=0.6V, V<sub>IH</sub>=2.4V
- Output timing voltage : V<sub>OL</sub>=1.5V, V<sub>OH</sub>=1.5V

**Figure 5.20 Timing Diagram (8)**


**Memory Expansion Mode, Microprocessor Mode**  
 (For 3-wait setting, external area access and multiplex bus selection)

V<sub>CC1</sub>=V<sub>CC2</sub>=3V

**Read timing**



**Write timing**



$$t_{cyc} = \frac{1}{f(BCLK)}$$

**Measuring conditions**

- V<sub>CC1</sub>=V<sub>CC2</sub>=3V
- Input timing voltage : V<sub>IL</sub>=0.6V, V<sub>IH</sub>=2.4V
- Output timing voltage : V<sub>OL</sub>=1.5V, V<sub>OH</sub>=1.5V

Figure 5.21 Timing Diagram (9)

$$V_{CC1}=V_{CC2}=5V$$

**Table 5.57 Electrical Characteristics (1) <sup>(1)</sup>**

| Symbol              | Parameter                          |   | Measuring Condition | Standard             |          |      | Unit |
|---------------------|------------------------------------|---|---------------------|----------------------|----------|------|------|
|                     |                                    |   |                     | Min.                 | Typ.     | Max. |      |
| VOH                 | HIGH Output Voltage <sup>(2)</sup> | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1  | IOH=-5mA            | Vcc1-2.0             |          | Vcc1 | V    |
|                     |                                    | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7  | IOH=-5mA            | Vcc2-2.0             |          | Vcc2 |      |
| VOH                 | HIGH Output Voltage <sup>(2)</sup> | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1  | OH=-200µA           | Vcc1-0.3             |          | Vcc1 | V    |
|                     |                                    | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7  | OH=-200µA           | Vcc2-0.3             |          | Vcc2 |      |
| VOH                 | HIGH Output Voltage XOUT           |   | HIGHPOWER           | IOH=-1mA             | Vcc1-2.0 | Vcc1 | V    |
|                     |                                    |   | LOWPOWER            | IOH=-0.5mA           | Vcc1-2.0 | Vcc1 |      |
|                     | HIGH Output Voltage XCOUT          |   | HIGHPOWER           | With no load applied |          | 2.5  | V    |
|                     |                                    |   | LOWPOWER            | With no load applied |          | 1.6  |      |
| VOL                 | LOW Output Voltage <sup>(2)</sup>  | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1  | IOL=5mA             |                      |          | 2.0  | V    |
|                     |                                    | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7  | IOL=5mA             |                      |          | 2.0  |      |
| VOL                 | LOW Output Voltage <sup>(2)</sup>  | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1  | IOL=200µA           |                      |          | 0.45 | V    |
|                     |                                    | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7  | IOL=200µA           |                      |          | 0.45 |      |
| VOL                 | LOW Output Voltage XOUT            |   | HIGHPOWER           | IOL=1mA              |          | 2.0  | V    |
|                     |                                    |   | LOWPOWER            | IOL=0.5mA            |          | 2.0  |      |
|                     | LOW Output Voltage XCOUT           |   | HIGHPOWER           | With no load applied | 0        |      | V    |
|                     |                                    |   | LOWPOWER            | With no load applied | 0        |      |      |
| VT+VT-              | Hysteresis                         | HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, CLK0 to CLK4, TA0OUT to TA4OUT, K10 to K13, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2, SIN3, SIN4   |                     |                      | 0.2      | 1.0  | V    |
| VT+VT-              | Hysteresis                         | RESET   |                     |                      | 0.2      | 2.5  | V    |
| I <sub>IH</sub>     | HIGH Input Current <sup>(2)</sup>  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE | VI=5V               |                      | 5.0      | µA   |      |
| I <sub>IL</sub>     | LOW Input Current <sup>(2)</sup>   | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE | VI=0V               |                      | -5.0     | µA   |      |
| R <sub>PULLUP</sub> | Pull-Up Resistance <sup>(2)</sup>  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1              | VI=0V               | 30                   | 50       | 170  | kΩ   |
| R <sub>rxIN</sub>   | Feedback Resistance XIN            |   |                     |                      |          | 1.5  | MΩ   |
| R <sub>rxCIN</sub>  | Feedback Resistance XCIN           |   |                     |                      |          | 15   | MΩ   |
| V <sub>RAM</sub>    | RAM Retention Voltage              |   | At stop mode        | 2.0                  |          |      | V    |

## NOTES:

1. Referenced to  $V_{CC1}=V_{CC2}=4.0$  to  $5.5V$ ,  $V_{SS} = 0V$  at  $T_{OPR} = -40$  to  $85^{\circ}C$  /  $-40$  to  $125^{\circ}C$ ,  $f(BCLK)=24MHz$  unless otherwise specified. T version =  $-40$  to  $85^{\circ}C$ , V version =  $-40$  to  $125^{\circ}C$ .
2. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

$$V_{CC1}=V_{CC2}=5V$$

**Timing Requirements**

( $V_{CC1} = V_{CC2} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (T version) /  $-40$  to  $125^{\circ}\text{C}$  (V version) unless otherwise specified)

**Table 5.60 Timer A Input (Counter Input in Event Counter Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{c(TA)}$  | TAiIN Input Cycle Time       | 100      |      | ns   |
| $t_{w(TAH)}$ | TAiIN Input HIGH Pulse Width | 40       |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input LOW Pulse Width  | 40       |      | ns   |

**Table 5.61 Timer A Input (Gating Input in Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{c(TA)}$  | TAiIN Input Cycle Time       | 400      |      | ns   |
| $t_{w(TAH)}$ | TAiIN Input HIGH Pulse Width | 200      |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input LOW Pulse Width  | 200      |      | ns   |

**Table 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{c(TA)}$  | TAiIN Input Cycle Time       | 200      |      | ns   |
| $t_{w(TAH)}$ | TAiIN Input HIGH Pulse Width | 100      |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input LOW Pulse Width  | 100      |      | ns   |

**Table 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**


| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{w(TAH)}$ | TAiIN Input HIGH Pulse Width | 100      |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input LOW Pulse Width  | 100      |      | ns   |

**Table 5.64 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)**

| Symbol           | Parameter                     | Standard |      | Unit |
|------------------|-------------------------------|----------|------|------|
|                  |                               | Min.     | Max. |      |
| $t_{c(UP)}$      | TAiOUT Input Cycle Time       | 2000     |      | ns   |
| $t_{w(UPH)}$     | TAiOUT Input HIGH Pulse Width | 1000     |      | ns   |
| $t_{w(UPL)}$     | TAiOUT Input LOW Pulse Width  | 1000     |      | ns   |
| $t_{su(UP-TIN)}$ | TAiOUT Input Setup Time       | 400      |      | ns   |
| $t_{h(TIN-UP)}$  | TAiOUT Input Hold Time        | 400      |      | ns   |

**Table 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

| Symbol               | Parameter               | Standard |      | Unit |
|----------------------|-------------------------|----------|------|------|
|                      |                         | Min.     | Max. |      |
| $t_{c(TA)}$          | TAiIN Input Cycle Time  | 800      |      | ns   |
| $t_{su(TAIN-TAOUT)}$ | TAiOUT Input Setup Time | 200      |      | ns   |
| $t_{su(TAOUT-TAIN)}$ | TAiIN Input Setup Time  | 200      |      | ns   |

**Figure 5.24 Timing Diagram (1)**