



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m3062lfgpgp-u5c">https://www.e-xfl.com/product-detail/renesas-electronics-america/m3062lfgpgp-u5c</a>

## 1.2 Performance Outline

Table 1.1 to 1.3 list Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version).

**Table 1.1 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version)**

	Item	Performance
		M16C/62P
CPU	Number of Basic Instructions	91 instructions
	Minimum Instruction Execution Time	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)
	Operating Mode	Single-chip, memory expansion and microprocessor mode
	Address Space	1 Mbyte (Available to 4 Mbytes by memory space expansion function)
	Memory Capacity	See <b>Table 1.4 to 1.5 Product List</b>
Peripheral Function	Port	Input/Output : 113 pins, Input : 1 pin
	Multifunction Timer	Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels, Three phase motor control circuit
	Serial Interface	3 channels Clock synchronous, UART, I <sup>2</sup> C bus <sup>(1)</sup> , IEbus <sup>(2)</sup> 2 channels Clock synchronous
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels
	D/A Converter	8 bits x 2 channels
	DMAC	2 channels
	CRC Calculation Circuit	CCITT-CRC
	Watchdog Timer	15 bits x 1 channel (with prescaler)
	Interrupt	Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels
	Clock Generation Circuit	4 circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor.
Electric Characteristics	Oscillation Stop Detection Function	Stop detection of main clock oscillation, re-oscillation detection function
	Voltage Detection Circuit	Available (option <sup>(4)</sup> )
	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)
Flash memory version	Power Consumption	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=VCC2=3V, stop mode)
	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V
Operating Ambient Temperature	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) <sup>(3)</sup>
	Operating Ambient Temperature	-20 to 85°C, -40 to 85°C <sup>(3)</sup>
Package		128-pin plastic mold LQFP

NOTES:

- I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- IEbus is a registered trademark of NEC Electronics Corporation.
- See **Table 1.8 Product Code** for the program and erase endurance, and operating ambient temperature.  
In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- All options are on request basis.

**Table 1.5 Product List (2) (M16C/62P)****As of Dec. 2005**

Type No.	ROM Capacity	RAM Capacity	Package Type (1)	Remarks
M30622MHP-XXXFP	384 Kbytes	16 Kbytes	PRQP0100JB-A	Mask ROM version
M30622MHP-XXXGP			PLQP0100KB-A	
M30623MHP-XXXGP			PLQP0128KB-A	
M30624MHP-XXXFP		24 Kbytes	PRQP0100JB-A	
M30624MHP-XXXGP			PLQP0100KB-A	
M30625MHP-XXXGP			PLQP0128KB-A	
M30626MHP-XXXFP		31 Kbytes	PRQP0100JB-A	
M30626MHP-XXXGP			PLQP0100KB-A	
M30627MHP-XXXGP			PLQP0128KB-A	
M30626MJP-XXXFP (D)	512 Kbytes	31 Kbytes	PRQP0100JB-A	Flash memory version (2)
M30626MJP-XXXGP (D)			PLQP0100KB-A	
M30627MJP-XXXGP (D)			PLQP0128KB-A	
M30622F8PFP	64K+4 Kbytes	4 Kbytes	PRQP0100JB-A	
M30622F8PGP			PLQP0100KB-A	
M30623F8PGP			PRQP0080JA-A	
M30620FCPFP	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620FCPGP			PLQP0100KB-A	
M30621FCPGP			PRQP0080JA-A	
M3062LFGPFP <sup>(3)</sup> (D)	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	
M3062LFGPGP <sup>(3)</sup> (D)			PLQP0100KB-A	
M30625FGPGP			PLQP0128KB-A	
M30626FHPFP	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FHPGP			PLQP0100KB-A	
M30627FHPGP			PLQP0128KB-A	
M30626FJPPF	512K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FJPGP			PLQP0100KB-A	
M30627FJPGP			PLQP0128KB-A	
M30622SPFP	-	4 Kbytes	PRQP0100JB-A	ROM-less version
M30622SPGP			PLQP0100KB-A	
M30620SPFP		10 Kbytes	PRQP0100JB-A	
M30620SPGP			PLQP0100KB-A	
M30624SPFP (D)	-	20 Kbytes	PRQP0100JB-A	
M30624SPGP (D)			PLQP0100KB-A	
M30626SPFP (D)		31 Kbytes	PRQP0100JB-A	
M30626SPGP (D)			PLQP0100KB-A	

(D): Under development

## NOTES:

- The old package type numbers of each package type are as follows.  
PLQP0128KB-A : 128P6Q-A,  
PRQP0100JB-A : 100P6S-A,  
PLQP0100KB-A : 100P6Q-A,  
PRQP0080JA-A : 80P6S-A
- In the flash memory version, there is 4K bytes area (block A).
- Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP and M30624FGPGP. The M16C/62P Group (M16C/62P, M16C/62PT) hardware manual is still good for M30624FGPFP and M30624FGPGP.

M30624FGPFP	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	Flash memory version
M30624FGPGP			PLQP0100KB-A	

**Table 1.13 Pin Characteristics for 100-Pin Package (1)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
FP	GP						
1	99		P9_6		SOUT4	ANEX1	
2	100		P9_5		CLK4	ANEX0	
3	1		P9_4		TB4IN	DA1	
4	2		P9_3		TB3IN	DA0	
5	3		P9_2		TB2IN	SOUT3	
6	4		P9_1		TB1IN	SIN3	
7	5		P9_0		TB0IN	CLK3	
8	6	BYTE					
9	7	CNVSS					
10	8	XCIN	P8_7				
11	9	XCOUT	P8_6				
12	10	RESET					
13	11	XOUT					
14	12	VSS					
15	13	XIN					
16	14	VCC1					
17	15		P8_5	NMI			
18	16		P8_4	INT2	ZP		
19	17		P8_3	INT1			
20	18		P8_2	INT0			
21	19		P8_1	TA4IN/Ū			
22	20		P8_0	TA4OUT/U			
23	21		P7_7	TA3IN			
24	22		P7_6	TA3OUT			
25	23		P7_5	TA2IN/W			
26	24		P7_4	TA2OUT/W			
27	25		P7_3	TA1IN/V	CTS2/RTS2		
28	26		P7_2	TA1OUT/V	CLK2		
29	27		P7_1	TA0IN/TB5IN	RXD2/SCL2		
30	28		P7_0	TA0OUT	TXD2/SDA2		
31	29		P6_7		TXD1/SDA1		
32	30		P6_6		RXD1/SCL1		
33	31		P6_5		CLK1		
34	32		P6_4		CTS1/RTS1/CTS0/CLKS1		
35	33		P6_3		TXD0/SDA0		
36	34		P6_2		RXD0/SCL0		
37	35		P6_1		CLK0		
38	36		P6_0		CTS0/RTS0		
39	37		P5_7				RDY/CLKOUT
40	38		P5_6				ALE
41	39		P5_5				HOLD
42	40		P5_4				HLAD
43	41		P5_3				BCLK
44	42		P5_2				RD
45	43		P5_1				WRH/BHE
46	44		P5_0				WRL/WR
47	45		P4_7				CS3
48	46		P4_6				CS2
49	47		P4_5				CS1
50	48		P4_4				CS0

**Table 1.16 Pin Characteristics for 80-Pin Package (2)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P3_0					
52		P2_7				AN2_7	
53		P2_6				AN2_6	
54		P2_5				AN2_5	
55		P2_4				AN2_4	
56		P2_3				AN2_3	
57		P2_2				AN2_2	
58		P2_1				AN2_1	
59		P2_0				AN2_0	
60		P0_7				AN0_7	
61		P0_6				AN0_6	
62		P0_5				AN0_5	
63		P0_4				AN0_4	
64		P0_3				AN0_3	
65		P0_2				AN0_2	
66		P0_1				AN0_1	
67		P0_0				AN0_0	
68		P10_7	KI3			AN7	
69		P10_6	KI2			AN6	
70		P10_5	KI1			AN5	
71		P10_4	KI0			AN4	
72		P10_3				AN3	
73		P10_2				AN2	
74		P10_1				AN1	
75	AVSS						
76		P10_0				AN0	
77	VREF						
78	AVCC						
79		P9_7			SIN4	ADTRG	
80		P9_6			SOUT4	ANEX1	

**Table 1.18 Pin Description (100-pin and 128-pin Version) (2)**

Signal Name	Pin Name	I/O Type	Power Supply <sup>(1)</sup>	Description
Main clock input	XIN	I	VCC1	I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT <sup>(3)</sup> . To use the external clock, input the clock from XIN and leave XOUT open.
Main clock output	XOUT	O	VCC1	
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT <sup>(3)</sup> . To use the external clock, input the clock from XCIN and leave XCOUT open.
Sub clock output	XCOUT	O	VCC1	
BCLK output <sup>(2)</sup>	BCLK	O	VCC2	Outputs the BCLK signal.
Clock output	CLKOUT	O	VCC2	The clock of the same cycle as fC, f8, or f32 is outputted.
INT interrupt input	INT0 to INT2	I	VCC1	Input pins for the INT interrupt.
	NT3 to INT5	I	VCC2	
NMI interrupt input	NMI	I	VCC1	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.
Key input interrupt input	KI0 to KI3	I	VCC1	Input pins for the key input interrupt.
Timer A	TA0OUT to TA4OUT	I/O	VCC1	These are timer A0 to timer A4 I/O pins. (however, output of TA0OUT for the N-channel open drain output.)
	TA0IN to TA4IN	I	VCC1	These are timer A0 to timer A4 input pins.
	ZP	I	VCC1	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	I	VCC1	These are timer B0 to timer B5 input pins.
Three-phase motor control output	U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$	O	VCC1	These are Three-phase motor control output pins.
Serial interface	CTS0 to CTS2	I	VCC1	These are send control input pins.
	RTS0 to RTS2	O	VCC1	These are receive control output pins.
	CLK0 to CLK4	I/O	VCC1	These are transfer clock I/O pins.
	RXD0 to RXD2	I	VCC1	These are serial data input pins.
	SIN3, SIN4	I	VCC1	These are serial data input pins.
	TXD0 to TXD2	O	VCC1	These are serial data output pins. (however, output of TXD2 for the N-channel open drain output.)
	SOUT3, SOUT4	O	VCC1	These are serial data output pins.
I <sup>2</sup> C mode	CLKS1	O	VCC1	This is output pin for transfer clock output from multiple pins function.
	SDA0 to SDA2	I/O	VCC1	These are serial data I/O pins. (however, output of SDA2 for the N-channel open drain output.)
	SCL0 to SCL2	I/O	VCC1	These are transfer clock I/O pins. (however, output of SCL2 for the N-channel open drain output.)

I : Input O : Output I/O : Input and output

## NOTES:

- When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
- This pin function in M16C/62PT cannot be used.
- Ask the oscillator maker the oscillation characteristic.

## 4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

**Table 4.1 SFR Information (1) (1)**

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (2)	PM0	0000000b(CNVSS pin is "L") 0000001b(CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Chip Select Control Register (6)	CSR	00000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX000000b
000Bh	Data Bank Register (6)	DBR	00h
000Ch	Oscillation Stop Detection Register (3)	CM2	0X000000b
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXXXXb (4)
0010h	Address Match Interrupt Register 0	RMAD0	00h 00h X0h
0011h			
0012h			
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h 00h X0h
0015h			
0016h			
0017h			
0018h			
0019h	Voltage Detection Register 1 (5, 6)	VCR1	00001000b
001Ah	Voltage Detection Register 2 (5, 6)	VCR2	00h
001Bh	Chip Select Expansion Control Register (6)	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh	Low Voltage Detection Interrupt Register (6)	D4INT	00h
0020h	DMA0 Source Pointer	SAR0	XXh XXh XXh
0021h			
0022h			
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh XXh XXh
0025h			
0026h			
0027h			
0028h	DMA0 Transfer Counter	TCR0	XXh XXh
0029h			
002Ah			
002Bh			
002Ch	DMA0 Control Register	DM0CON	00000X00b
002Dh			
002Eh			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh XXh XXh
0031h			
0032h			
0033h			
0034h	DMA1 Destination Pointer	DAR1	XXh XXh XXh
0035h			
0036h			
0037h			
0038h	DMA1 Transfer Counter	TCR1	XXh XXh
0039h			
003Ah			
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Dh			
003Eh			
003Fh			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.
5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
6. This register in M16C/62PT cannot be used.

X : Nothing is mapped to this bit

**Table 4.5 SFR Information (5) <sup>(1)</sup>**

Address	Register	Symbol	After Reset
0380h	Count Start Flag	TABSR	00h
0381h	Clock Prescaler Reset Flag	CPSRF	XXXXXXXXb
0382h	One-Shot Start Flag	ONSF	00h
0383h	Trigger Select Register	TRGSR	00h
0384h	Up-Down Flag	UDF	00h <sup>(2)</sup>
0385h			
0386h	Timer A0 Register	TA0	XXh XXh
0387h			
0388h	Timer A1 Register	TA1	XXh XXh
0389h			
038Ah	Timer A2 Register	TA2	XXh XXh
038Bh			
038Ch	Timer A3 Register	TA3	XXh XXh
038Dh			
038Eh	Timer A4 Register	TA4	XXh XXh
038Fh			
0390h	Timer B0 Register	TB0	XXh XXh
0391h			
0392h	Timer B1 Register	TB1	XXh XXh
0393h			
0394h	Timer B2 Register	TB2	XXh XXh
0395h			
0396h	Timer A0 Mode Register	TA0MR	00h
0397h	Timer A1 Mode Register	TA1MR	00h
0398h	Timer A2 Mode Register	TA2MR	00h
0399h	Timer A3 Mode Register	TA3MR	00h
039Ah	Timer A4 Mode Register	TA4MR	00h
039Bh	Timer B0 Mode Register	TB0MR	00XX0000b
039Ch	Timer B1 Mode Register	TB1MR	00XX0000b
039Dh	Timer B2 Mode Register	TB2MR	00XX0000b
039Eh	Timer B2 Special Mode Register	TB2SC	XXXXXX00b
039Fh			
03A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
03A1h	UART0 Bit Rate Generator	U0BRG	XXh
03A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
03A3h			
03A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	00XX0010b
03A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
03A7h			
03A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
03A9h	UART1 Bit Rate Generator	U1BRG	XXh
03AAh	UART1 Transmit Buffer Register	U1TB	XXh XXh
03ABh			
03ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
03ADh	UART1 Transmit/Receive Control Register 1	U1C1	00XX0010b
03AEh	UART1 Receive Buffer Register	U1RB	XXh XXh
03AFh			
03B0h	UART Transmit/Receive Control Register 2	UCON	X0000000b
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h			
03B8h	DMA0 Request Factor Select Register	DM0SL	00h
03B9h			
03BAh	DMA1 Request Factor Select Register	DM1SL	00h
03BBh			
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh			

## NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. Bit 5 in the Up-down flag is "0" by reset. However, The values in these bits when read are indeterminate.

X : Nothing is mapped to this bit

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (M16C/62P)

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Rated Value	Unit
Vcc1, Vcc2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
Vcc2	Supply Voltage		Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
Vi	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 (1)	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 (1)	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 (1)	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 (1)	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation		-40°C < T <sub>opr</sub> ≤ 85°C	300	mW
T <sub>opr</sub>	Operating Ambient Temperature	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
		Flash Program Erase		0 to 60	
T <sub>stg</sub>	Storage Temperature			-65 to 150	°C

NOTES:

- There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

**Table 5.12 Electrical Characteristics (2) <sup>(1)</sup>**

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
I <sub>CC</sub>	Power Supply Current (V <sub>CC1</sub> =V <sub>CC2</sub> =4.0V to 5.5V)	In single-chip mode, the output pins are open and other pins are V <sub>SS</sub>	Mask ROM	f(BCLK)=24MHz No division, PLL operation	14	20	mA
				No division, On-chip oscillation	1		mA
			Flash Memory	f(BCLK)=24MHz, No division, PLL operation	18	27	mA
				No division, On-chip oscillation	1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, V <sub>CC1</sub> =5.0V	15		mA
			Flash Memory Erase	f(BCLK)=10MHz, V <sub>CC1</sub> =5.0V	25		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM <sup>(3)</sup>	25		μA
				f(BCLK)=32kHz Low power dissipation mode, RAM <sup>(3)</sup>	25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory <sup>(3)</sup>	420		μA
			Flash Memory	On-chip oscillation, Wait mode	50		μA
				f(BCLK)=32kHz Wait mode (2), Oscillation capability High	7.5		μA
				f(BCLK)=32kHz Wait mode (2), Oscillation capability Low	2.0		μA
			Stop mode T <sub>opr</sub> =25°C	Stop mode	0.8	3.0	μA
				T <sub>opr</sub> =25°C			μA
I <sub>DET4</sub>	Low Voltage Detection Dissipation Current <sup>(4)</sup>				0.7	4	μA
I <sub>DET3</sub>	Reset Area Detection Dissipation Current <sup>(4)</sup>				1.2	8	μA

## NOTES:

1. Referenced to V<sub>CC1</sub>=V<sub>CC2</sub>=4.2 to 5.5V, V<sub>SS</sub> = 0V at T<sub>opr</sub> = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. I<sub>DET</sub> is dissipation current when the following bit is set to "1" (detection circuit enabled).

I<sub>DET4</sub>: VC27 bit in the VCR2 registerI<sub>DET3</sub>: VC26 bit in the VCR2 register

$$V_{CC1}=V_{CC2}=5V$$

### Switching Characteristics

( $V_{CC1} = V_{CC2} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{OPR} = -20$  to  $85^{\circ}C$  /  $-40$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_d(BCLK-AD)$	Address Output Delay Time	See Figure 5.2	25	ns
$t_h(BCLK-AD)$	Address Output Hold Time (in relation to BCLK)		4	ns
$t_h(RD-AD)$	Address Output Hold Time (in relation to RD)		0	ns
$t_h(WR-AD)$	Address Output Hold Time (in relation to WR)		(NOTE 2)	ns
$t_d(BCLK-CS)$	Chip Select Output Delay Time		25	ns
$t_h(BCLK-CS)$	Chip Select Output Hold Time (in relation to BCLK)		4	ns
$t_d(BCLK-ALE)$	ALE Signal Output Delay Time		15	ns
$t_h(BCLK-ALE)$	ALE Signal Output Hold Time		-4	ns
$t_d(BCLK-RD)$	RD Signal Output Delay Time		25	ns
$t_h(BCLK-RD)$	RD Signal Output Hold Time		0	ns
$t_d(BCLK-WR)$	WR Signal Output Delay Time		25	ns
$t_h(BCLK-WR)$	WR Signal Output Hold Time		0	ns
$t_d(BCLK-DB)$	Data Output Delay Time (in relation to BCLK)		40	ns
$t_h(BCLK-DB)$	Data Output Hold Time (in relation to BCLK) <sup>(3)</sup>		4	ns
$t_d(DB-WR)$	Data Output Delay Time (in relation to WR)		(NOTE 1)	ns
$t_h(WR-DB)$	Data Output Hold Time (in relation to WR) <sup>(3)</sup>		(NOTE 2)	ns
$t_d(BCLK-HLDA)$	HLDA Output Delay Time		40	ns

#### NOTES:

- Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40[\text{ns}] \quad \begin{array}{l} n \text{ is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ (\text{BCLK}) \text{ is 12.5MHz or less.} \end{array}$$

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[\text{ns}]$$

- This standard value shows the timing when the output is off, and does not show hold time of data bus.


Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.  
Hold time of data bus is expressed in

$$t = -CR \ln(1-V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2V_{CC2}$ ,  $C = 30\text{pF}$ ,  $R = 1\text{k}\Omega$ , hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1-0.2V_{CC2}/V_{CC2}) \\ = 6.7\text{ns.}$$



$$V_{CC1}=V_{CC2}=3V$$

**Table 5.30 Electrical Characteristics (1) <sup>(1)</sup>**

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
V <sub>OH</sub>	HIGH Output Voltage <sup>(3)</sup> P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1  P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	I <sub>OH</sub> =-1mA	V <sub>CC1</sub> -0.5		V <sub>CC1</sub>	V	
		I <sub>OH</sub> =-1mA <sup>(2)</sup>	V <sub>CC2</sub> -0.5		V <sub>CC2</sub>		
V <sub>OH</sub>	HIGH Output Voltage X <sub>OUT</sub> LOWPOWER	HIGHPOWER	V <sub>CC1</sub> -0.5	V <sub>CC1</sub>	V <sub>CC1</sub>	V	
		LOWPOWER	V <sub>CC1</sub> -0.5	V <sub>CC1</sub>	V <sub>CC1</sub>		
V <sub>OL</sub>	HIGH Output Voltage X <sub>COUT</sub> LOW Output Voltage P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1  P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	HIGHPOWER	With no load applied	2.5		V	
		LOWPOWER	With no load applied	1.6			
V <sub>OL</sub>	LOW Output Voltage X <sub>OUT</sub> LOWPOWER	HIGHPOWER	I <sub>OL</sub> =1mA		0.5	V	
		LOWPOWER	I <sub>OL</sub> =50μA		0.5		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, CLK0 to CLK4, TA0OUT to TA4OUT, K10 to K13, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2, SIN3, SIN4		0.2	0.8	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2	(0.7)	1.8	V
I <sub>IH</sub>	HIGH Input Current <sup>(3)</sup>	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	V <sub>I</sub> =3V		4.0	μA	
I <sub>IL</sub>	LOW Input Current <sup>(3)</sup>	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	V <sub>I</sub> =0V		-4.0	μA	
R <sub>PULLUP</sub>	Pull-Up Resistance <sup>(3)</sup>	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	V <sub>I</sub> =0V	50	100	kΩ	
R <sub>RXIN</sub>	Feedback Resistance XIN				3.0	MΩ	
R <sub>RXCIN</sub>	Feedback Resistance XCIN				25	MΩ	
VRAM	RAM Retention Voltage	At stop mode	2.0			V	

## NOTES:

- Referenced to V<sub>CC1</sub> = V<sub>CC2</sub> = 2.7 to 3.3V, V<sub>SS</sub> = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz no wait unless otherwise specified.
- V<sub>CC1</sub> for the port P6 to P11 and P14, and V<sub>CC2</sub> for the port P0 to P5 and P12 to P13
- There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

**Table 5.31 Electrical Characteristics (2) <sup>(1)</sup>**

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
I <sub>CC</sub>	Power Supply Current (V <sub>CC1</sub> =V <sub>CC2</sub> =2.7V to 3.6V)	In single-chip mode, the output pins are open and other pins are V <sub>SS</sub>	Mask ROM	f(BCLK)=10MHz No division	8	11	mA
				No division, On-chip oscillation	1		mA
			Flash Memory	f(BCLK)=10MHz, No division	8	13	mA
				No division, On-chip oscillation	1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, V <sub>CC1</sub> =3.0V	12		mA
			Flash Memory Erase	f(BCLK)=10MHz, V <sub>CC1</sub> =3.0V	22		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM <sup>(3)</sup>	25		μA
				f(BCLK)=32kHz Low power dissipation mode, RAM <sup>(3)</sup>	25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory <sup>(3)</sup>	420		μA
			Flash Memory	On-chip oscillation, Wait mode	45		μA
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability High	6.0		μA
				f(BCLK)=32kHz Wait mode <sup>(2)</sup> , Oscillation capability Low	1.8		μA
			Stop mode Topr =25°C		0.7	3.0	μA
					0.6	4	μA
I <sub>DET4</sub>	Low Voltage Detection Dissipation Current <sup>(4)</sup>				0.4	2	μA
I <sub>DET3</sub>	Reset Area Detection Dissipation Current <sup>(4)</sup>						

## NOTES:

1. Referenced to V<sub>CC1</sub>=V<sub>CC2</sub>=2.7 to 3.3V, V<sub>SS</sub> = 0V at T<sub>opr</sub> = -20 to 85°C / -40 to 85°C, f(BCLK)=10MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. I<sub>DET</sub> is dissipation current when the following bit is set to "1" (detection circuit enabled).

I<sub>DET4</sub>: VC27 bit in the VCR2 registerI<sub>DET3</sub>: VC26 bit in the VCR2 register

$$V_{CC1}=V_{CC2}=3V$$

**Timing Requirements**(V<sub>CC1</sub> = V<sub>CC2</sub> = 3V, V<sub>SS</sub> = 0V, at T<sub>opr</sub> = -20 to 85°C / -40 to 85°C unless otherwise specified)**Table 5.34 Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN Input Cycle Time	150		ns
t <sub>w</sub> (TAH)	TAiIN Input HIGH Pulse Width	60		ns
t <sub>w</sub> (TAL)	TAiIN Input LOW Pulse Width	60		ns

**Table 5.35 Timer A Input (Gating Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN Input Cycle Time	600		ns
t <sub>w</sub> (TAH)	TAiIN Input HIGH Pulse Width	300		ns
t <sub>w</sub> (TAL)	TAiIN Input LOW Pulse Width	300		ns

**Table 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN Input Cycle Time	300		ns
t <sub>w</sub> (TAH)	TAiIN Input HIGH Pulse Width	150		ns
t <sub>w</sub> (TAL)	TAiIN Input LOW Pulse Width	150		ns

**Table 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>w</sub> (TAH)	TAiIN Input HIGH Pulse Width	150		ns
t <sub>w</sub> (TAL)	TAiIN Input LOW Pulse Width	150		ns

**Table 5.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (UP)	TAiOUT Input Cycle Time	3000		ns
t <sub>w</sub> (UPH)	TAiOUT Input HIGH Pulse Width	1500		ns
t <sub>w</sub> (UPL)	TAiOUT Input LOW Pulse Width	1500		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns
th(TIN-UP)	TAiOUT Input Hold Time	600		ns

**Table 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN Input Cycle Time	2		μs
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAiIN Input Setup Time	500		ns




Figure 5.13 Timing Diagram (1)






Figure 5.14 Timing Diagram (2)


**Figure 5.15 Timing Diagram (3)**

**Memory Expansion Mode, Microprocessor Mode**  
(for 1-wait setting and external area access)

**Read timing**



**Write timing**



$$t_{cyc} = \frac{1}{f(BCLK)}$$

**Measuring conditions**


- $V_{CC1}=V_{CC2}=3V$
- Input timing voltage :  $V_{IL}=0.6V$ ,  $V_{IH}=2.4V$
- Output timing voltage :  $V_{OL}=1.5V$ ,  $V_{OH}=1.5V$

**Figure 5.17 Timing Diagram (5)**


**Memory Expansion Mode, Microprocessor Mode**  
(For 2-wait setting, external area access and multiplex bus selection)

V<sub>CC1</sub>=V<sub>CC2</sub>=3V

**Read timing**



**Write timing**



$$t_{cyc} = \frac{1}{f(BCLK)}$$

**Measuring conditions**

- V<sub>CC1</sub>=V<sub>CC2</sub>=3V
- Input timing voltage : V<sub>IL</sub>=0.6V, V<sub>IH</sub>=2.4V
- Output timing voltage : V<sub>OL</sub>=1.5V, V<sub>OH</sub>=1.5V

**Figure 5.20 Timing Diagram (8)**

$$V_{CC1}=V_{CC2}=5V$$

**Switching Characteristics**

( $V_{CC1} = V_{CC2} = 5V$ ,  $V_{SS} = 0V$ , at  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (T version) /  $-40$  to  $125^{\circ}\text{C}$  (V version) unless otherwise specified)




Figure 5.23 Ports P0 to P10 Measurement Circuit

REVISION HISTORY		M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual	
Rev.	Date	Description	
		Page	Summary
		40 57 70 72 73 74 76 79	Table 5.24 is partly revised. Table 5.43 is partly revised. Table 5.48 is partly revised. Table 5.50 is partly revised. Table 5.53 is partly revised. Table 5.55 is revised. Table 5.57 is partly revised. Table 5.69 is partly revised.
2.41	Jan 01, 2006	- 2-4 7 8 9 10 11 12 13 14 15-17 18-19 20-21 22 23-24 25-29 34 43 45 46	voltage down detection reset -> brown-out detection Reset Tables 1.1 to 1.3 Performance outline of M16C/62P group are partly revised. Table 1.4 Product List (1) is partly revised. Note 1 is added. Table 1.5 Product List (2) is partly revised. Note 1, 2 and 3 are added. Table 1.6 Product List (3) is partly revised. Note 1 and 2 are added. Table 1.7 Product List (4) is partly revised. Note 1 and 2 are added. Figure 1.3 Type No., Memory Size, Shows RAM capacity, and Package is partly revised Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P is partly revised. Table 1.9 Product Code of Flash Memory version for M16C/62P is partly revised. Figure 1.6 Pin Configuration (Top View) is partly revised. Tables 1.10 to 1.12 Pin Characteristics for 128-Pin Package are added. Figure 1.7 and 1.8 Pin Configuration (Top View) are partly revised. Tables 1.13 to 1.14 Pin Characteristics for 100-Pin Package are added. Figure 1.9 Pin Configuration (Top View) is partly revised. Tables 1.15 to 1.16 Pin Characteristics for 80-Pin Package are added. Tables 1.17 to 1.21 are partly revised. Note 4 of Table 4.1 SFR Information is partly revised. Table 5.4 A/D Conversion Characteristics is partly revised. Table 5.6 Flash Memory Version Electrical Characteristics for 100 cycle products is partly revised. Table 5.7 Flash Memory Version Electrical Characteristics for 10,000 cycle products is partly revised. Table 5.8 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics is partly revised. Table 5.9 Low Voltage Detection Circuit Electrical Characteristics is partly revised.