

! "
\$ % % % " #&

' ' (# \$ % % %
" #

-	,	.
\$	-	/ %) 000
\$	, #	&' 1
,		&0 / #
\$		/ 23-\$4 5\$ 6! , \$ 7 1
-		- 8 8 6
9	.	: ;
-	, #	) <' =1 2) <' = * %4
-		>3! , /
- ?.	, #	
?!	, #	%& * %
@	, 2@ @ 4	) : @A (' @
6	\$	! 6 %& &0 B6 !) * %
.		
.		) 0C\$ A : <C\$ 2 ! 4
		,
-	\$	&00 1>D>-
,	6 -	&00 D>- 2&; * &; 4
-	E?3	F *) &; < &0

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

Item	Page	Revision (See Manual for Details)																							
17.3.1 Keyboard Control Register H (KBCRH)	492	Table amended																							
<table><tr><th>Bit</th><th>Bit Name</th><th>Initial Value</th><th>R/W</th><th>Description</th></tr><tr><td>6</td><td>KCLKI</td><td>1</td><td>R</td><td>Keyboard Clock In Monitors the KCLK I/O pin. This bit cannot be modified. 0: KCLK I/O pin is low 1: KCLK I/O pin is high</td></tr><tr><td>5</td><td>KDI</td><td>1</td><td>R</td><td>Keyboard Data In Monitors the KDI I/O pin. This bit cannot be modified. 0: KD I/O pin is low 1: KD I/O pin is high</td></tr></table>			Bit	Bit Name	Initial Value	R/W	Description	6	KCLKI	1	R	Keyboard Clock In Monitors the KCLK I/O pin. This bit cannot be modified. 0: KCLK I/O pin is low 1: KCLK I/O pin is high	5	KDI	1	R	Keyboard Data In Monitors the KDI I/O pin. This bit cannot be modified. 0: KD I/O pin is low 1: KD I/O pin is high								
Bit	Bit Name	Initial Value	R/W	Description																					
6	KCLKI	1	R	Keyboard Clock In Monitors the KCLK I/O pin. This bit cannot be modified. 0: KCLK I/O pin is low 1: KCLK I/O pin is high																					
5	KDI	1	R	Keyboard Data In Monitors the KDI I/O pin. This bit cannot be modified. 0: KD I/O pin is low 1: KD I/O pin is high																					
19.4.4 Host Interface Shutdown Function (LPCPD)	569	Table 19.5 amended																							
<table><tr><th>Abbreviation</th><th>Port</th><th>Scope of Shutdown</th><th>I/O</th><th>Notes</th></tr><tr><td>CLKRUN</td><td>P82</td><td>O</td><td>Input</td><td>Hi-Z</td></tr><tr><td>LPCPD</td><td>P83</td><td>×</td><td>Input</td><td>Needed to clear shutdown state</td></tr></table>			Abbreviation	Port	Scope of Shutdown	I/O	Notes	CLKRUN	P82	O	Input	Hi-Z	LPCPD	P83	×	Input	Needed to clear shutdown state								
Abbreviation	Port	Scope of Shutdown	I/O	Notes																					
CLKRUN	P82	O	Input	Hi-Z																					
LPCPD	P83	×	Input	Needed to clear shutdown state																					
Table 19.5 Scope of Host Interface Pin Shutdown																									
Section 22 RAM	601	Masked ROM version deleted																							
<table><tr><th>Product Classification</th><th></th><th>RAM Capacitance</th><th>RAM Address</th></tr><tr><td rowspan="6">Flash memory version</td><td>H8S/2161B</td><td>4 kbytes</td><td>H'E080–H'FFFF, H'FF00–H'FF7F</td></tr><tr><td>H8S/2160B</td><td>4 kbytes</td><td>H'E080–H'FFFF, H'FF00–H'FF7F</td></tr><tr><td>H8S/2141B</td><td>4 kbytes</td><td>H'E080–H'FFFF, H'FF00–H'FF7F</td></tr><tr><td>H8S/2140B</td><td>4 kbytes</td><td>H'E080–H'FFFF, H'FF00–H'FF7F</td></tr><tr><td>H8S/2145B</td><td>8 kbytes</td><td>H'D080–H'FFFF, H'FF00–H'FF7F</td></tr><tr><td>H8S/2148B</td><td>4 kbytes</td><td>H'E080–H'FFFF, H'FF00–H'FF7F</td></tr></table>			Product Classification		RAM Capacitance	RAM Address	Flash memory version	H8S/2161B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F	H8S/2160B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F	H8S/2141B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F	H8S/2140B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F	H8S/2145B	8 kbytes	H'D080–H'FFFF, H'FF00–H'FF7F	H8S/2148B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F
Product Classification		RAM Capacitance	RAM Address																						
Flash memory version	H8S/2161B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F																						
	H8S/2160B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F																						
	H8S/2141B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F																						
	H8S/2140B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F																						
	H8S/2145B	8 kbytes	H'D080–H'FFFF, H'FF00–H'FF7F																						
	H8S/2148B	4 kbytes	H'E080–H'FFFF, H'FF00–H'FF7F																						
Section 23 ROM	603	Description amended																							
(Before) This LSI has an on-chip ROM (flash memory or masked ROM). ... → (After) This LSI has an on-chip flash memory. ...																									

1.3.3 Pin Functions

Table 1.3 Pin Functions

Type	Symbol	Pin No.		I/O	Name and Function
		FP-100B, TFP-100B	TFP-144		
Power	VCC	59	1, 86	Input	Power supply pin. Connect the pin to the system power supply.
	VCL	9	13	Input	Power supply pin. Connect the pin to VCC.
	VCCB	4	36	Input	The power supply for the port A input/output buffer.
	VSS	15, 70, 71, 92	7, 42, 95, 111, 139	Input	Ground pin. Connect to the system power supply (0 V).
Clock	XTAL	2	143	Input	Pins for connection to crystal resonators. The EXTAL pin can also input an external clock. See section 25, Clock Pulse Generator, for typical connection diagrams.
	EXTAL	3	144	Input	
	ϕ	17	18	Output	Supplies the system clock to external devices.
	EXCL	17	18	Input	Input a 32.768 kHz external subclock.
	X1	—	140	Input	Leave open.
	X2	—	141	Input	Leave open.
Operating mode control	MD1	5	9	Input	These pins set the operating mode. These pins should not be changed while the MCU is operating.
	MD0	6	10		
System control	$\overline{\text{RES}}$	1	8	Input	Reset pin. When this pin becomes low, the chip is reset.
	$\overline{\text{RESO}}$	100	142	Output	Outputs reset signal to external device.
	$\overline{\text{STBY}}$	8	12	Input	When this pin is driven low, a transition is made to hardware standby mode.

2.4.5 Initial Register Values

The program counter (PC) among CPU internal registers is initialized when reset exception handling loads a start address from a vector table. The trace (T) bit in EXR is cleared to 0, and the interrupt mask (I) bits in CCR and EXR are set to 1. The other CCR bits and the general registers are not initialized. Note that the stack pointer (ER7) is undefined. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 Data Formats

The H8S/2000 CPU can process 1-bit, 4-bit BCD, 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n ($n = 0, 1, 2, \dots, 7$) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figure 2.9 shows the data formats of general registers.




Figure 2.9 General Register Data Formats (1)

Section 6 Bus Controller (BSC)

This LSI has an on-chip bus controller (BSC) that manages the bus width and the number of access states of the external address space. The BSC also has a bus arbitration function, and controls the operation of the internal bus masters – CPU, and data transfer controller (DTC).

6.1 Features

- Basic bus interface
 - 2-state access or 3-state access can be selected for each area
 - Program wait states can be inserted for each area
- Burst ROM interface
 - A burst ROM interface can be set for basic expansion areas
 - 1-state access or 2-state access can be selected for burst access
- Idle cycle insertion
 - An idle cycle can be inserted for external write cycles immediately after external read cycles
- Bus arbitration function
 - Includes a bus arbiter that arbitrates bus mastership between the CPU and DTC

6.5 Basic Bus Interface

The basic bus interface enables direct connection to ROM and SRAM. For details on selection of the bus specifications when using the basic bus interface, see table 6.2

6.5.1 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The BSC has a data alignment function, and controls whether the upper data bus (D15 to D8) or lower data bus (D7 to D0) is used when the external address space is accessed, according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space) and the data size.

8-Bit Access Space: Figure 6.3 illustrates data alignment control for the 8-bit access space. With the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of data that can be accessed at one time is one byte: a word access is performed as two byte accesses, and a longword access, as four byte accesses.




Figure 6.3 Access Sizes and Data Alignment Control (8-Bit Access Space)

16-Bit Access Space: Figure 6.4 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword access is executed as two word accesses.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for an even address, and the lower data bus for an odd address.

8.4.2 Port 3 Data Register (P3DR)

P3DR stores output data of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	P37DR	0	R/W	If a port 3 read is performed while P3DDR bits are set to 1, the P3DR values are read directly, regardless of the actual pin states. If a port 3 read is performed while P3DDR bits are cleared to 0, the pin states are read.
6	P36DR	0	R/W	
5	P35DR	0	R/W	
4	P34DR	0	R/W	
3	P33DR	0	R/W	
2	P32DR	0	R/W	
1	P31DR	0	R/W	
0	P30DR	0	R/W	

8.4.3 Port 3 Pull-Up MOS Control Register (P3PCR)

P3PCR controls the port 3 on-chip input pull-up MOSs on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P37PCR	0	R/W	In modes 2 and 3 (when EXPE = 0), the input pull-up MOS is turned on when a P3PCR bit is set to 1 in the input port state.
6	P36PCR	0	R/W	
5	P35PCR	0	R/W	The input pull-up MOS function cannot be used when the host interface is enabled.
4	P34PCR	0	R/W	
3	P33PCR	0	R/W	
2	P32PCR	0	R/W	
1	P31PCR	0	R/W	
0	P30PCR	0	R/W	

8.14.6 Input Pull-Up MOS in Ports C and D

Port C and port D have an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be switched on or off on a bit-by-bit basis.

Table 8.9 is a summary of the input pull-up MOS states.

Table 8.9 Input Pull-Up MOS States (Port C and port D)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Operations
1 to 3	Off	Off	On/Off	On/Off

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when PCDDR = 0 and PCODR = 1 (PDDDR = 0 and PDODR = 1); otherwise off.

8.15 Ports E, F

Port E and port F are two sets of 8-bit I/O ports. The pins of ports E and F have the same functions in all operating modes.

- Port E data direction register (PEDDDR)
- Port E output data register (PEODR)
- Port E input data register (PEPIN)
- Port E Nch-OD control register (PENOCR)
- Port F data direction register (PFDDR)
- Port F output data register (PFODR)
- Port F input data register (PFPIN)
- Port F Nch-OD control register (PFNOCR)

9.5 Usage Note

9.5.1 Module Stop Mode Setting

PWM operation can be enabled or disabled using the module stop control register. The initial setting is for PWM operation to be halted. Register access is enabled by canceling the module stop mode. For details, refer to section 26, Power-Down Modes.

Bit	Bit Name	Initial Value	R/W	Description
4	OCRS	0	R/W	Output Compare Register Select OCRA and OCRB share the same address. When this address is accessed, the OCRS bit selects which register is accessed. The operation of OCRA or OCRB is not affected. 0: OCRA is selected 1: OCRB is selected
3	OEA	0	R/W	Output Enable A Enables or disables output of the output compare A output pin (FTOA). 0: Output compare A output is disabled 1: Output compare A output is enabled
2	OEB	0	R/W	Output Enable B Enables or disables output of the output compare B output pin (FTOB). 0: Output compare B output is disabled 1: Output compare B output is enabled
1	OLVLA	0	R/W	Output Level A Selects the level to be output at the output compare A output pin (FTOA) in response to compare-match A (signal indicating a match between the FRC and OCRA values). When the OCRAMS bit is 1, this bit is ignored. 0: 0 is output at compare-match A 1: 1 is output at compare-match A
0	OLVLB	0	R/W	Output Level B Selects the level to be output at the output compare B output pin (FTOB) in response to compare-match B (signal indicating a match between the FRC and OCRB values). 0: 0 is output at compare-match B 1: 1 is output at compare-match B

Section 12 8-Bit Timer (TMR)

This LSI has an on-chip 8-bit timer module (TMR_0 and TMR_1) with two channels operating on the basis of an 8-bit counter. The 8-bit timer module can count external events, and can also be used as a multifunction timer in a variety of applications, such as generation of counter reset, interrupt requests, and pulse output with an arbitrary duty cycle using a compare-match signal with two registers.

This LSI also has a similar on-chip 8-bit timer module (TMR_Y and TMR_X) with two channels, which can be used through connection to the timer connection.

12.1 Features

- Selection of clock sources
 - TMR_0, TMR_1: The counter input clock can be selected from six internal clocks and an external clock
 - TMR_Y, TMR_X: The counter input clock can be selected from three internal clocks and an external clock
- Selection of three ways to clear the counters
 - The counters can be cleared on compare-match A or compare-match B, or by an external reset signal.
- Timer output controlled by two compare-match signals
 - The timer output signal in each channel is controlled by two independent compare-match signals, enabling the timer to be used for various applications, such as the generation of pulse output or PWM output with an arbitrary duty cycle. (The TMR_Y does not have a timer output pin.)
- Cascading of TMR_0 and TMR_1
 - (TMR_Y and TMR_X cannot be cascaded.)
Operation as a 16-bit timer can be performed using TMR_0 as the upper half and TMR_1 as the lower half (16-bit count mode).
TMR_1 can be used to count TMR_0 compare-match occurrences (compare-match count mode).
- Multiple interrupt sources for each channel
 - TMR_0, TMR_1, and TMR_Y: Three types of interrupts: Compare-match A, compare-match B, and overflow
 - TMR_X: Input capture

14.6 Usage Notes

14.6.1 Notes on Register Access

The watchdog timer's registers, TCNT and TCSR differ from other registers in being more difficult to write to. The procedures for writing to and reading from these registers are given below.

Writing to TCNT and TCSR (Example of WDT_0): These registers must be written to by a word transfer instruction. They cannot be written to by a byte transfer instruction.

TCNT and TCSR both have the same write address. Therefore, satisfy the relative condition shown in figure 14.6 to write to TCNT or TCSR. To write to TCNT, the upper bytes must contain the value H'5A and the lower bytes must contain the write data before the transfer instruction execution. To write to TCSR, the upper bytes must contain the value H'A5 and the lower bytes must contain the write data.




Figure 14.6 Writing to TCNT and TCSR (WDT_0)

Reading from TCNT and TCSR (Example of WDT_0): These registers are read in the same way as other registers. The read address is H'FFA8 for TCSR and H'FFA9 for TCNT.

Table 15.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

Bit Rate (bit/s)	Operating Frequency ϕ (MHz)											
	2		4		8		10		16		20	
	n	N	n	N	n	N	n	N	n	N	n	N
110	3	70	—	—								
250	2	124	2	249	3	124	—	—	3	249		
500	1	249	2	124	2	249	—	—	3	124	—	—
1k	1	124	1	249	2	124	—	—	2	249	—	—
2.5k	0	199	1	99	1	199	1	249	2	99	2	124
5k	0	99	0	199	1	99	1	124	1	199	1	249
10k	0	49	0	99	0	199	0	249	1	99	1	124
25k	0	19	0	39	0	79	0	99	0	159	0	199
50k	0	9	0	19	0	39	0	49	0	79	0	99
100k	0	4	0	9	0	19	0	24	0	39	0	49
250k	0	1	0	3	0	7	0	9	0	15	0	19
500k	0	0*	0	1*	0	3	0	4	0	7	0	9
1M			0	0	0	1			0	3	0	4
2.5M							0	0*			0	1
5M											0	0*

Legend:

Blank: Cannot be set.

—: Can be set, but there will be a degree of error.

*: Continuous transfer or reception is not possible.

Table 15.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

ϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	ϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.3333	333333.3	12	2.0000	2000000.0
4	0.6667	666666.7	14	2.3333	2333333.3
6	1.0000	1000000.0	16	2.6667	2666666.7
8	1.3333	1333333.3	18	3.0000	3000000.0
10	1.6667	1666666.7	20	3.3333	3333333.3

16.3.5 I²C Bus Control Register (ICCR)

ICCR controls the I²C bus interface and performs interrupt flag confirmation.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I²C Bus Interface Enable 0: I²C bus interface modules are stopped and I²C bus interface module internal state is initialized. SAR and SARX can be accessed. 1: I²C bus interface modules can perform transfer operation, and the ports function as the SCL and SDA input/output pins. ICMR and ICDR can be accessed.
6	IEIC	0	R/W	I²C Bus Interface Interrupt Enable 0: Disables interrupts from the I²C bus interface to the CPU 1: Enables interrupts from the I²C bus interface to the CPU.
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode Both these bits will be cleared by hardware when they lose in a bus contention in master mode with the I²C bus format. In slave receive mode with I²C bus format, the R/W bit in the first frame immediately after the start condition sets these bits in receive mode or transmit mode automatically by hardware. Modification of the TRS bit during transfer is deferred until transfer is completed, and the changeover is made after completion of the transfer.

Bit	Bit Name	Initial Value	R/W		Description								
			Slave	Host									
2	PMEE	0	R/W	—	PME output Enable Controls PME output in combination with the PMEB bit in HICR1. $\overline{\text{PME}}$ pin output is open-drain, and an external pull-up resistor is needed to pull the output up to V_{cc} When the PME output function is used, the DDR bit for P80 must not be set to 1. <table><tr><td>PMEE</td><td>PMEB</td></tr><tr><td>0</td><td>x: PME output disabled, other function of pin is enabled</td></tr><tr><td>1</td><td>0: PME output enabled, $\overline{\text{PME}}$ pin output goes to 0 level</td></tr><tr><td>1</td><td>1: PME output enabled, $\overline{\text{PME}}$ pin output is high-impedance</td></tr></table>	PMEE	PMEB	0	x: PME output disabled, other function of pin is enabled	1	0: PME output enabled, $\overline{\text{PME}}$ pin output goes to 0 level	1	1: PME output enabled, $\overline{\text{PME}}$ pin output is high-impedance
PMEE	PMEB												
0	x: PME output disabled, other function of pin is enabled												
1	0: PME output enabled, $\overline{\text{PME}}$ pin output goes to 0 level												
1	1: PME output enabled, $\overline{\text{PME}}$ pin output is high-impedance												
1	LSMIE	0	R/W	—	LSMI output Enable Controls LSMI output in combination with the LSMIB bit in HICR1. $\overline{\text{LSMI}}$ pin output is open-drain, and an external pull-up resistor is needed to pull the output up to V_{cc} When the LSMI output function is used, the DDR bit for PB0 must not be set to 1. <table><tr><td>LSMIE</td><td>LSMIB</td></tr><tr><td>0</td><td>x: LSMI output disabled, other function of pin is enabled</td></tr><tr><td>1</td><td>0: LSMI output enabled, $\overline{\text{LSMI}}$ pin output goes to 0 level</td></tr><tr><td>1</td><td>1: LSMI output enabled, $\overline{\text{LSMI}}$ pin output is high-impedance</td></tr></table>	LSMIE	LSMIB	0	x: LSMI output disabled, other function of pin is enabled	1	0: LSMI output enabled, $\overline{\text{LSMI}}$ pin output goes to 0 level	1	1: LSMI output enabled, $\overline{\text{LSMI}}$ pin output is high-impedance
LSMIE	LSMIB												
0	x: LSMI output disabled, other function of pin is enabled												
1	0: LSMI output enabled, $\overline{\text{LSMI}}$ pin output goes to 0 level												
1	1: LSMI output enabled, $\overline{\text{LSMI}}$ pin output is high-impedance												




Figure 19.2 Typical LFRAME Timing




Figure 19.3 Abort Mechanism

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port 6 data register	P6DR	8	H'FFBB	PORT	8	2
Port B output data register	PBODR	8	H'FFBC	PORT	8	2
Port B input data register	PBPIN	8	H'FFBD (read)	PORT	8	2
Port 8 data direction register	P8DDR	8	H'FFBD (write)	PORT	8	2
Port 7 input data register	P7PIN	8	H'FFBE (read)	PORT	8	2
Port B data direction register	PBDDR	8	H'FFBE (write)	PORT	8	2
Port 8 data register	P8DR	8	H'FFBF	PORT	8	2
Port 9 data direction register	P9DDR	8	H'FFC0	PORT	8	2
Port 9 data register	P9DR	8	H'FFC1	PORT	8	2
Interrupt enable register	IER	8	H'FFC2	INT	8	2
Serial timer control register	STCR	8	H'FFC3	SYSTEM	8	2
System control register	SYSCR	8	H'FFC4	SYSTEM	8	2
Mode control register	MDCR	8	H'FFC5	SYSTEM	8	2
Bus control register	BCR	8	H'FFC6	BSC	8	2
Wait state control register	WSCR	8	H'FFC7	BSC	8	2
Timer control register_0	TCR_0	8	H'FFC8	TMR_0	8	2
Timer control register_1	TCR_1	8	H'FFC9	TMR_1	8	2
Timer control/status register_0	TCSR_0	8	H'FFCA	TMR_0	8	2
Timer control/status register_1	TCSR_1	8	H'FFCB	TMR_1	16	2
Time constant register A_0	TCORA_0	8	H'FFCC	TMR_0	16	2
Time constant register A_1	TCORA_1	8	H'FFCD	TMR_1	16	2
Time constant register B_0	TCORB_0	8	H'FFCE	TMR_0	16	2
Time constant register B_1	TCORB_1	8	H'FFCF	TMR_1	16	2
Timer counter_0	TCNT_0	8	H'FFD0	TMR_0	16	2
Timer counter_1	TCNT_1	8	H'FFD1	TMR_1	16	2
PWM output enable register B	PWOERB	8	H'FFD2	PWM	8	2

8. The port A characteristics depend on $V_{CC}B$, and the other pins characteristics depend on V_{CC} in output mode.

Table 27.17 DC Characteristics (2)

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CC}B = 5.0 \text{ V} \pm 10\%$, $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$,

$AV_{ref}^{*1} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$, $T_a = -20$ to $+75^\circ\text{C}$ (normal specification product), $T_a = -40$ to $+85^\circ\text{C}$ (wide range temperature specification product)

	Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	RES	$ I_{in} $	—	—	10.0	μA	$V_{in} = 0.5$ to $V_{CC} - 0.5 \text{ V}$
	STBY, NMI, MD1, MD0		—	—	1.0		
	Port 7		—	—	1.0		$V_{in} = 0.5$ to $AV_{CC} - 0.5 \text{ V}$
Three-state leakage current (off state)	Ports 1 to 6 Ports 8, 9, A ^{*4} , B	$ I_{TSI} $	—	—	1.0	μA	$V_{in} = 0.5$ to $V_{CC} - 0.5 \text{ V}$, $V_{in} = 0.5$ to $V_{CC}B - 0.5 \text{ V}$
Input pull-up MOS current	Ports 1 to 3	$-I_P$	30	—	300	μA	$V_{in} = 0 \text{ V}$
	Ports A ^{*4} , B, 6 (P6PUE = 0)		60	—	600	μA	
	Port 6 (P6PUE = 1)		15	—	200	μA	
Input capacitance	RES (4)	C_{in}	—	—	80	pF	$V_{in} = 0 \text{ V}$, $f = 1 \text{ MHz}$, $T_a = 25^\circ\text{C}$
	NMI		—	—	50		
	P52, P97, P42, P86, PA7 to PA2		—	—	20		
	Input pins except (4) above		—	—	15		
Current dissipation ^{*2}	Normal operation	I_{CC}	—	55	70	mA	$f = 20 \text{ MHz}$
	Sleep mode		—	36	55	mA	$f = 20 \text{ MHz}$
	Standby mode ^{*3}		—	1.0	5.0	μA	$T_a \leq 50^\circ\text{C}$
			—	—	20.0		$50^\circ\text{C} < T_a$
Analog power supply current	During A/D, D/A conversion	AI_{CC}	—	1.2	2.0	mA	
	Idle		—	0.01	5.0	μA	$AV_{CC} = 2.0 \text{ V}$ to 5.5 V

When the SCK0, SCK1, or SCK2 pin is used as an output, an external pull-up resistor must be connected in order to output high level.

5. When IICS = 0, ICE = 0, and KBIOE = 0. Low-level output when the bus drive function is selected is determined separately.
6. The upper limit of the port 6 applied voltage is $V_{cc} + 0.3 \text{ V}$ when CIN input is not selected, and the lower of $V_{cc} + 0.3 \text{ V}$ and $AV_{cc} + 0.3 \text{ V}$ when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
7. The upper limit of the port A applied voltage is $V_{ccB} + 0.3 \text{ V}$ when CIN input is not selected, and the lower of $V_{ccB} + 0.3 \text{ V}$ and $AV_{cc} + 0.3 \text{ V}$ when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
8. The port A characteristics depend on V_{ccB} , and the other pins characteristics depend on V_{cc} .