NXP USA Inc. - KMPC866PVR133A Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	133MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (4), 10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc866pvr133a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features

Table 1 shows the functionality supported by the members of the MPC866/859 family.

2 Features

Part	Ca	iche	Ethe	ernet	500	SMC
Fait	Instruction	Data	10T	10/100	300	SMC
MPC866P	16 Kbytes	8 Kbytes	Up to 4	1	4	2
MPC866T	4 Kbytes	4 Kbytes	Up to 4	1	4	2
MPC859P	16 Kbytes	8 Kbytes	1	1	1	2
MPC859T	4 Kbytes	4 Kbytes	1	1	1	2
MPC859DSL	4 Kbytes	4 Kbytes	1	1	1 ¹	1 ²
MPC852T ³	4 KBytes	4 Kbytes	2	1	2	1

Table 1. MPC866 Family Functionality

¹ On the MPC859DSL, the SCC (SCC1) is for ethernet only. Also, the MPC859DSL does not support the Time Slot Assigner (TSA).

² On the MPC859DSL, the SMC (SMC1) is for UART only.

³ For more details on the MPC852T, please refer to the MPC852T Hardware Specifications.

The following list summarizes the key MPC866/859 features:

- Embedded single-issue, 32-bit PowerPCTM core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch, without conditional execution
 - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1)
 - 16-Kbyte instruction cache (MPC866P and MPC859P) is four-way, set-associative with 256 sets;
 4-Kbyte instruction cache (MPC866T, MPC859T, and MPC859DSL) is two-way, set-associative with 128 sets.
 - 8-Kbyte data cache (MPC866P and MPC859P) is two-way, set-associative with 256 sets; 4-Kbyte data cache(MPC866T, MPC859T, and MPC859DSL) is two-way, set-associative with 128 sets.
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
 - MMUs with 32-entry TLB, fully associative instruction and data TLBs
 - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups.
 - Advanced on-chip-emulation debug mode
- The MPC866/859 provides enhanced ATM functionality over that of the MPC860SAR. The MPC866/859 adds major new features available in 'enhanced SAR' (ESAR) mode, including the following:
 - Improved operation, administration, and maintenance (OAM) support
 - OAM performance monitoring (PM) support
 - Multiple APC priority levels available to support a range of traffic pace requirements

MPC866/MPC859 Hardware Specifications, Rev. 2



Features

The MPC866/859 is comprised of three modules that each use a 32-bit internal bus: MPC8xx core, system integration unit (SIU), and communication processor module (CPM). The MPC866P block diagram is shown in Figure 1. The MPC859P/859T/859DSL block diagram is shown in Figure 2.



Figure 1. MPC866P Block Diagram



Maximum Tolerated Ratings

3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC866/859. Table 2 shows the maximum tolerated ratings, and Table 3 shows the operating temperatures.

Rating	Symbol	Value	Unit
Supply voltage ¹	VDDH	– 0.3 to 4.0	V
	VDDL	– 0.3 to 2.0	V
	VDDSYN	– 0.3 to 2.0	V
	Difference between VDDL to VDDSYN	100	mV
Input voltage ²	V _{in}	GND – 0.3 to VDDH	V
Storage temperature range	T _{stg}	–55 to +150	°C

Table 2. Maximum Tolerated Ratings

¹ The power supply of the device must start its ramp from 0.0 V.

² Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device. See page 15.

Caution: All inputs that tolerate 5 V cannot be more than 2.5 V greater than VDDH. This restriction applies to power-up and normal operation (that is, if the MPC866/859 is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

inne er eperannig temperaturee										
Rating	Symbol	Value	Unit							
Temperature ¹ (standard)	T _{A(min)}	0	°C							
	T _{j(max)}	95	°C							
Temperature (extended)	T _{A(min)}	-40	°C							
	T _{j(max)}	100	°C							

Table 3. Operating Temperatures

Minimum temperatures are guaranteed as ambient temperature, T_A. Maximum temperatures are guaranteed as junction temperature, T_i.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).



Characteristic	Symbol	Min	Max	Unit
Input low voltage	VIL	GND	0.8	V
EXTAL, EXTCLK input high voltage	VIHC	0.7*(VDDH)	VDDH	V
Input leakage current, Vin = 5.5V (except TMS, $\overline{\text{TRST}}$, DSCK and DSDI pins) for 5 Volts Tolerant Pins ²	l _{in}	—	100	μA
Input leakage current, Vin = VDDH (except TMS, TRST, DSCK, and DSDI)	l _{in}	_	10	μA
Input leakage current, Vin = 0 V (except TMS, $\overline{\text{TRST}}$, DSCK and DSDI pins)	l _{in}	—	10	μA
Input capacitance ³	C _{in}	—	20	pF
Output high voltage, IOH = -2.0 mA, except XTAL, and Open drain pins	VOH	2.4	_	V
Output low voltage • IOL = 2.0 mA (CLKOUT) • IOL = 3.2 mA 4 • IOL = 5.3 mA 5 • IOL = 7.0 mA (TXD1/PA14, TXD2/PA12) • IOL = 8.9 mA (TS, TA, TEA, BI, BB, HRESET, SRESET)	VOL	_	0.5	V

Table 6. DC Electrical Specifications (continued)

¹ The difference between VDDL and VDDSYN can not be more than 100 m V.

² The signals PA[0:15], PB[14:31], PC[4:15], PD[3:15], TDI, TDO, TCK, TRST_B, TMS, MII_TXEN, MII_MDIO are 5 V tolerant.

³ Input capacitance is periodically sampled.

 ⁴ A(0:31), TSIZ0/REG, TSIZ1, D(0:31), DP(0:3)/IRQ(3:6), RD/WR, BURST, RSV/IRQ2, IP_B(0:1)/IWP(0:1)/VFLS(0:1), IP_B2/IOIS16_B/AT2, IP_B3/IWP2/VF2, IP_B4/LWP0/VF0, IP_B5/LWP1/VF1, IP_B6/DSDI/AT0, IP_B7/PTR/AT3, RXD1 /PA15, RXD2/PA13, L1TXDB/PA11, L1RXDB/PA10, L1TXDA/PA9, L1RXDA/PA8, TIN1/L1RCLKA/BRGO1/CLK1/PA7, BRGCLK1/TOUT1/CLK2/PA6, TIN2/L1TCLKA/BRGO2/CLK3/PA5, TOUT2/CLK4/PA4, TIN3/BRGO3/CLK5/PA3, BRGCLK2/L1RCLKB/TOUT3/CLK6/PA2, TIN4/BRGO4/CLK7/PA1, L1TCLKB/TOUT4/CLK8/PA0, REJCT1/SPISEL/PB31, SPICLK/PB30, SPIMOSI/PB29, BRGO4/SPIMISO/PB28, BRGO1/I2CSDA/PB27, BRGO2/I2CSCL/PB26, SMTXD1/PB25, SMRXD1/PB24, SMSYN1/SDACK1/PB23, SMSYN2/SDACK2/PB22, SMTXD2/L1CLKOB/PB21, SMRXD2/L1CLKOA/PB20, L1ST1/RTS1/PB19, L1ST2/RTS2/PB18, L1ST3/L1RQB/PB17, L1ST4/L1RQA/PB16, BRGO3/PB15, RSTRT1/PB14, L1ST1/RTS1/DREQ0/PC15, L1ST2/RTS2/DREQ1/PC14, L1ST3/L1RQB/PC13, L1ST4/L1RQA/PC12, CTS1/PC11, TGATE1/CD1/PC10, CTS2/PC9, TGATE2/CD2/PC8, CTS3/SDACK2/L1TSYNCB/PC7, CD3/L1RSYNCB/PC6, CTS4/SDACK1/L1TSYNCA/PC5, CD4/L1RSYNCA/PC4, PD15/L1TSYNCA, PD14/L1RSYNCA, PD13/L1TSYNCB, PD12/L1RSYNCB, PD11/RXD3, PD10/TXD3, PD9/RXD4, PD8/TXD4, PD5/REJECT2, PD6/RTS4, PD7/RTS3, PD4/REJECT3, PD3, MII_MDC, MII_TX_ER, MII_EN, MII_MDIO, MII_TXD[0:3].

⁵ BDIP/GPL_B(5), BR, BG, FRZ/IRQ6, CS(0:5), CS(6)/CE(1)_B, CS(7)/CE(2)_B, WE0/BS_B0/IORD, WE1/BS_B1/IOWR, WE2/BS_B2/PCOE, WE3/BS_B3/PCWE, BS_A(0:3), GPL_A0/GPL_B0, OE/GPL_A1/GPL_B1, GPL_A(2:3)/GPL_B(2:3)/CS(2:3), UPWAITA/GPL_A4, UPWAITB/GPL_B4, GPL_A5, ALE_A, CE1_A, CE2_A, ALE_B/DSCK/AT1, OP(0:1), OP2/MODCK1/STS, OP3/MODCK2/DSDO, BADDR(28:30).



Thermal Calculation and Measurement

7 Thermal Calculation and Measurement

For the following discussions, $P_D = (VDDL \times IDDL) + PI/O$, where PI/O is the power dissipation of the I/O drivers. The VDDSYN power dissipation is negligible.

7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in °C can be obtained from the equation:

 $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity T_{J} - T_{A}) are possible.

7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the airflow around the device, add a heat sink, change the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see Figure 3.



This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of 6" are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{DD} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins. For more information, please refer to Section 14.4.3, Clock Synthesizer Power (VDDSYN, VSSSYN, VSSSYN1), in the *MPC866 User's Manual*.

10 Bus Signal Timing

The maximum bus speed supported by the MPC866/859 is 66 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC866/859 used at 100 MHz must be configured for a 50-MHz bus). Table 7 and Table 8 show the frequency ranges for standard part frequencies.

Table 7. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode)

Part Freq	50 N	ЛНz	66 MHz			
	Min	Мах	Min	Мах		
Core	40	50	40	66.67		
Bus	40	50	40	66.67		

 Table 8. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode)

Part Freq	50 MHz		66 MHz		100	MHz	133 MHz		
	Min	Max	Min	Max	Min	Max	Min	Max	
Core	40	50	40	66.67	40	100	40	133.34	
Bus	20	25	20	33.33	20	50	20	66.67	

Table 9 shows the timings for the MPC866/859 at 33, 40, 50, and 66 MHz bus operation. The timing for the MPC866/859 bus shown in this table assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay.

 Table 9. Bus Operation Timings

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit	
num	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Max	Unit	
B1	Bus Period (CLKOUT) See Table 7	_	—	_		—	_	_	_	ns	
B1a	EXTCLK to CLKOUT phase skew	- 2	+2	- 2	+2	- 2	+2	- 2	+2	ns	
B1b	CLKOUT frequency jitter peak-to-peak	_	1	_	1	—	1	_	1	ns	
B1c	Frequency jitter on EXTCLK	_	0.50	_	0.50	_	0.50	_	0.50	%	



	Characteristic	33	MHz	40	MHz	50	MHz	66 MHz		
Num	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Max	Unit
B30	$\overline{\text{CS}}$, $\overline{\text{WE}}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM write access ⁷ (MIN = 0.25 x B1 – 2.00)	5.60	_	4.30	_	3.00	_	1.80	—	ns
B30a	$\label{eq:weighted} \hline \hline WE(0:3) \ negated to \ A(0:31), \\ BADDR(28:30) \ invalid \ GPCM, \ write \\ access, \ TRLX = 0, \ CSNT = 1, \ \overline{CS} \\ negated to \ A(0:31) \ invalid \ GPCM \ write \\ access \ TRLX = 0, \ CSNT = 1 \ ACS = 10, \\ or \ ACS == 11, \ EBDF = 0 \ (MIN = 0.50 \ x \\ B1 - 2.00) \end{aligned}$	13.20	_	10.50	_	8.00	_	5.60	_	ns
B30b	$\label{eq:WE} \hline \hline WE(0:3) \ \text{negated to } A(0:31) \ \text{invalid} \\ \mbox{GPCM BADDR}(28:30) \ \text{invalid GPCM} \\ \mbox{write access, TRLX} = 1, \ \mbox{CSNT} = 1. \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	43.50	_	35.50	_	28.00	_	20.70	_	ns
B30c	$\label{eq:weighted} \hline \hline WE(0:3) \ negated to \ A(0:31), \\ BADDR(28:30) \ invalid \ GPCM \ write \\ access, \ TRLX = 0, \ CSNT = 1. \ \overline{CS} \\ negated to \ A(0:31) \ invalid \ GPCM \ write \\ access, \ TRLX = 0, \ CSNT = 1 \ ACS = \\ 10, \ ACS == 11, \ EBDF = 1 \ (MIN = 0.375 \\ x \ B1 - 3.00) \\ \hline \hline \hline$	8.40	_	6.40	_	4.50	_	2.70	_	ns
B30d	$\overline{WE}(0:3) \text{ negated to } A(0:31), \\ BADDR(28:30) \text{ invalid GPCM write} \\ access TRLX = 1, CSNT = 1, \overline{CS} \\ negated to A(0:31) \text{ invalid GPCM write} \\ access TRLX = 1, CSNT = 1, ACS = 10 \\ or 11, EBDF = 1 \\ \end{array}$	38.67	_	31.38	_	24.50	_	17.83	_	ns
B31	CLKOUT falling edge to $\overline{\text{CS}}$ valid, as requested by control bit CST4 in the corresponding word in the UPM (MAX = 0.00 X B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B31a	CLKOUT falling edge to $\overline{\text{CS}}$ valid, as requested by control bit CST1 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B31b	CLKOUT rising edge to \overline{CS} valid, as requested by control bit CST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B31c	CLKOUT rising edge to \overline{CS} valid, as requested by control bit CST3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.30)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns

Table 9. Bus Operation Timings (continued)



Num	Characteristic	33	MHz	40 1	MHz	50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B35	A(0:31), BADDR(28:30) to \overline{CS} valid, as requested by control bit BST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B35a	A(0:31), BADDR(28:30), and D(0:31) to \overline{BS} valid, as Requested by BST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)	13.20	_	10.50	_	8.00	_	5.60	_	ns
B35b	A(0:31), BADDR(28:30), and D(0:31) to \overline{BS} valid, as requested by control bit BST2 in the corresponding word in the UPM (MIN = 0.75 x B1 - 2.00)	20.70	_	16.70	_	13.00	_	9.40	_	ns
B36	A(0:31), BADDR(28:30), and D(0:31) to GPL valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B37	UPWAIT valid to CLKOUT falling edge ⁸ (MIN = 0.00 x B1 + 6.00)	6.00	_	6.00	_	6.00	_	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid ⁸ (MIN = 0.00 x B1 + 1.00)	1.00		1.00	_	1.00	—	1.00	—	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge ⁹ (MIN = 0.00 x B1 + 7.00)	7.00		7.00	_	7.00	—	7.00	_	ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00)	7.00		7.00		7.00		7.00		ns
B41	$\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)	7.00	_	7.00	_	7.00	_	7.00	_	ns
B42	CLKOUT rising edge to \overline{TS} valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	_	2.00	—	2.00	—	2.00	—	ns
B43	$\overline{\text{AS}}$ negation to memory controller signals negation (MAX = TBD)	_	TBD	—	TBD	—	TBD	—	TBD	ns

Table 9. Bus Operation Timings (continued)

¹ For part speeds above 50 MHz, use 9.80 ns for B11a.

² The timing required for BR input is relevant when the MPC866/859 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC866/859 is selected to work with the external bus arbiter.

³ For part speeds above 50 MHz, use 2 ns for B17.

⁴ The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of CLKOUT, in which the TA input signal is asserted.

⁵ For part speeds above 50 MHz, use 2 ns for B19.

⁶ The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats, where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

⁷ The timing B30 refers to \overline{CS} when ACS = 00 and to $\overline{WE}(0:3)$ when CSNT = 0.

MPC866/MPC859 Hardware Specifications, Rev. 2





Figure 12 through Figure 15 show the timing for the external bus read controlled by various GPCM factors.

Figure 12. External Bus Read Timing (GPCM Controlled—ACS = 00)



Figure 25 shows the interrupt detection timing for the external level-sensitive lines.



Figure 25. Interrupt Detection Timing for External Level Sensitive Lines

Figure 26 shows the interrupt detection timing for the external edge-sensitive lines.



Figure 26. Interrupt Detection Timing for External Edge Sensitive Lines

Table 11 shows the PCMCIA timing for the MPC866/859.

Table 11. PCMCIA Timing

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num	Onaracteristic	Min	Max	Min	Max	Min	Max	Min	Max	onn
P44	A(0:31), $\overline{\text{REG}}$ valid to PCMCIA Strobe asserted ¹ (MIN = 0.75 x B1 - 2.00)	20.70	—	16.70	—	13.00	—	9.40	_	ns
P45	A(0:31), $\overline{\text{REG}}$ valid to ALE negation ¹ (MIN = 1.00 x B1 - 2.00)	28.30	_	23.00	_	18.00	_	13.20	_	ns
P46	CLKOUT to $\overline{\text{REG}}$ valid (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P47	CLKOUT to REG invalid (MIN = 0.25 x B1 + 1.00)	8.60	—	7.30	—	6.00	—	4.80	_	ns
P48	CLKOUT to $\overline{CE1}$, $\overline{CE2}$ asserted (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P49	CLKOUT to $\overline{CE1}$, $\overline{CE2}$ negated (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns



Figure 27 shows the PCMCIA access cycle timing for the external bus read.



Figure 27. PCMCIA Access Cycles Timing External Bus Read







Figure 28. PCMCIA Access Cycles Timing External Bus Write

Figure 29 shows the PCMCIA WAIT signals detection timing.



Figure 29. PCMCIA WAIT Signals Detection Timing





Figure 46. Port C Interrupt Detection Timing

12.3 IDMA Controller AC Electrical Specifications

Table 18 shows the IDMA controller timings as shown in Figure 47 through Figure 50.

Num	Chavastavistis	All Free	Unit	
Num	Characteristic	Min	Max	Unit
40	DREQ setup time to clock high	7	_	ns
41	DREQ hold time from clock high	3	_	ns
42	SDACK assertion delay from clock high	_	12	ns
43	SDACK negation delay from clock low		12	ns
44	SDACK negation delay from TA low		20	ns
45	SDACK negation delay from clock high		15	ns
46	\overline{TA} assertion to falling edge of the clock setup time (applies to external \overline{TA})	7		ns

Table 18. IDMA Controller Timing



Figure 47. IDMA External Requests Timing Diagram



CPM Electrical Characteristics







CPM Electrical Characteristics



Figure 54. SI Receive Timing with Double-Speed Clocking (DSC = 1)



CPM Electrical Characteristics

Num	Characteristic	All Freq	llait	
		Min	Max	Unit
134	TENA inactive delay (from TCLK1 rising edge)	10	50	ns
135	RSTRT active delay (from TCLK1 falling edge)	10	50	ns
136	RSTRT inactive delay (from TCLK1 falling edge)	10	50	ns
137	REJECT width low	1	—	CLK
138	CLKO1 low to SDACK asserted ²	_	20	ns
139	CLKO1 low to SDACK negated ²		20	ns

Table 24. Ethernet Timing (continued)

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2/1.

² SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.



Figure 61. Ethernet Collision Timing Diagram







Table 28 shows the I^2C (SCL < 100 kHz) timings.

Table 28. I²C Timing (SCL < 100 kHz)

Num	Characteristic	All Freq	l la it	
num		Min	Max	Unit
200	SCL clock frequency (slave)	0	100	kHz
200	SCL clock frequency (master) ¹	1.5	100	kHz
202	Bus free time between transmissions	4.7	_	μs
203	Low period of SCL	4.7	—	μs
204	High period of SCL	4.0	—	μs
205	Start condition setup time	4.7	—	μs
206	Start condition hold time	4.0	—	μs
207	Data hold time	0	—	μs
208	Data setup time	250	—	ns
209	SDL/SCL rise time	_	1	μs
210	SDL/SCL fall time	_	300	ns
211	Stop condition setup time	4.7	—	μs

SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3) * pre_scaler * 2). The ratio SyncClk/(BRGCLK/pre_scaler) must be greater or equal to 4/1.

Table 29 shows the I^2C (SCL > 100 kHz) timings.

Table 29. I^2C Timing (SCL > 100 kHz)

Num	Characteristic	Expression	All Freq	Unit	
Num			Min	Мах	Unit
200	SCL clock frequency (slave)	fSCL	0	BRGCLK/48	Hz
200	SCL clock frequency (master) ¹	fSCL	BRGCLK/16512	BRGCLK/48	Hz
202	Bus free time between transmissions	—	1/(2.2 * fSCL)	_	S
203	Low period of SCL	—	1/(2.2 * fSCL)	—	S
204	High period of SCL	—	1/(2.2 * fSCL)	—	s
205	Start condition setup time	—	1/(2.2 * fSCL)	_	s
206	Start condition hold time	—	1/(2.2 * fSCL)	_	s
207	Data hold time	—	0	_	s
208	Data setup time	—	1/(40 * fSCL)	_	s
209	SDL/SCL rise time	—	—	1/(10 * fSCL)	s
210	SDL/SCL fall time	—	—	1/(33 * fSCL)	S
211	Stop condition setup time	—	1/2(2.2 * fSCL)	—	S

SCL frequency is given by SCL = BrgClk_frequency / ((BRG register + 3) * pre_scaler * 2). The ratio SyncClk/(Brg_Clk/pre_scaler) must be greater or equal to 4/1.



Num	Signal Characteristic	Direction	Min	Max	Unit
U1	UtpClk rise/fall time (external clock option)	Input		4	ns
	Duty cycle		40	60	%
	Frequency			33	MHz
U2	UTPB, SOC, Rxclav and Txclav active delay	Output	2	16	ns
U3	UTPB_AUX, SOC_Aux, RxEnb, TxEnb, RxAddr, and TxAddr setup time	Input	4	_	ns
U4	UTPB_AUX, SOC_Aux, RxEnb, TxEnb, RxAddr, and TxAddr hold time	Input	1	_	ns

Table 32. UTOPIA Slave (Split Bus Mode) Electrical Specifications

Figure 72 shows signal timings during UTOPIA receive operations.



Figure 72. UTOPIA Receive Timing



Table 39. Pin Assignments ((continued)
-----------------------------	-------------

Name	Pin Number	Туре
UPWAITB GPL_B4	B1	Bidirectional
GPL_A5	D3	Output
PORESET	R2	Input
RSTCONF	P3	Input
HRESET	N4	Open-drain
SRESET	P2	Open-drain
XTAL	P1	Analog Output
EXTAL	N1	Analog Input (3.3V only)
CLKOUT	W3	Output
EXTCLK	N2	Input (3.3V only)
TEXP	N3	Output
ALE_A MII-TXD1	К2	Output
CE1_A MII-TXD2	B3	Output
CE2_A MII-TXD3	A3	Output
WAIT_A SOC_Split ²	R3	Input
WAIT_B	R4	Input
IP_A0 UTPB_Split0 ² MII-RXD3	Т5	Input
IP_A1 UTPB_Split1 ² MII-RXD2	Τ4	Input
IP_A2 IOIS16_A UTPB_Split2 ² MII-RXD1	U3	Input
IP_A3 UTPB_Split3 ² MII-RXD0	W2	Input
IP_A4 UTPB_Split4 ² MII-RXCLK	U4	Input



Table 39. Pin Assignments (continued)

Name	Pin Number	Туре
PB25 RXADDR3 ² SMTXD1	J16	Bidirectional (Optional: Open-drain)
PB24 TXADDR3 ² SMRXD1	J18	Bidirectional (Optional: Open-drain)
PB23 TXADDR2 ² SDACK1 SMSYN1	K17	Bidirectional (Optional: Open-drain)
PB22 TXADDR4 ² SDACK2 SMSYN2	L19	Bidirectional (Optional: Open-drain)
PB21 SMTXD2 L1CLKOB PHSEL1 ¹ TXADDR1 ²	K16	Bidirectional (Optional: Open-drain)
PB20 SMRXD2 L1CLKOA PHSEL0 ¹ TXADDR0 ²	L16	Bidirectional (Optional: Open-drain)
PB19 RTS1 L1ST1	N19	Bidirectional (Optional: Open-drain)
PB18 RXADDR4 ² RTS2 L1ST2	N17	Bidirectional (Optional: Open-drain)
PB17 L1RQb L1ST3 RTS3 PHREQ1 ¹ RXADDR1 ²	P18	Bidirectional (Optional: Open-drain)