## NXP USA Inc. - MPC866PZP133A Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Core Processor                  | MPC8xx  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 133MHz  |
| Co-Processors/DSP               | Communications; CPM   |
| RAM Controllers                 | DRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10Mbps (4), 10/100Mbps (1)  |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | 0°C ~ 95°C (TA)   |
| Security Features               | -   |
| Package / Case                  | 357-BBGA  |
| Supplier Device Package         | 357-PBGA (25x25)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc866pzp133a |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**Thermal Calculation and Measurement** 



Figure 3. Effect of Board Temperature Rise on Thermal Behavior

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

 $T_J = T_B + (R_{\theta JB} \times P_D)$ 

where:

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W)

 $T_B = board temperature °C$ 

 $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

# 7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.



|      | Num   |      | 33 MHz |      | 40 MHz |      | 50 MHz |      | 66 MHz |      |
|------|---|------|--------|------|--------|------|--------|------|--------|------|
| NUM  | Characteristic  | Min  | Max    | Min  | Мах    | Min  | Max    | Min  | Max    | Unit |
| B12a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ negation (when<br>driven by the memory controller or<br>PCMCIA interface) (MAX = 0.00 x B1 +<br>9.00) | 2.50 | 9.00   | 2.50 | 9.00   | 2.50 | 9.00   | 2.50 | 9.00   | ns   |
| B13  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ High-Z (MIN = 0.25 x B1)  | 7.60 | 21.60  | 6.30 | 20.30  | 5.00 | 19.00  | 3.80 | 14.00  | ns   |
| B13a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ High-Z (when driven<br>by the memory controller or PCMCIA<br>interface) (MIN = 0.00 x B1 + 2.5)       | 2.50 | 15.00  | 2.50 | 15.00  | 2.50 | 15.00  | 2.50 | 15.00  | ns   |
| B14  | CLKOUT to TEA assertion (MAX = 0.00 x B1 + 9.00)  | 2.50 | 9.00   | 2.50 | 9.00   | 2.50 | 9.00   | 2.50 | 9.00   | ns   |
| B15  | CLKOUT to $\overline{\text{TEA}}$ High-Z (MIN = 0.00 x<br>B1 + 2.50)  | 2.50 | 15.00  | 2.50 | 15.00  | 2.50 | 15.00  | 2.50 | 15.00  | ns   |
| B16  | TA, BI valid to CLKOUT (setup time)<br>(MIN = 0.00 x B1 + 6.00)   | 6.00 | _      | 6.00 | _      | 6.00 | _      | 6.00 | _      | ns   |
| B16a | TEA, KR, RETRY, CR valid to CLKOUT<br>(setup time) (MIN = 0.00 x B1 + 4.5)  | 4.50 | _      | 4.50 | _      | 4.50 | _      | 4.50 | _      | ns   |
| B16b | $\overline{\text{BB}}$ , $\overline{\text{BG}}$ , $\overline{\text{BR}}$ , valid to CLKOUT (setup time) <sup>2</sup> (4 MIN = 0.00 x B1 + 0.00 )  | 4.00 | _      | 4.00 | _      | 4.00 | _      | 4.00 | _      | ns   |
| B17  | CLKOUT to TA, TEA, BI, BB, BG, BR<br>valid (hold time) (MIN = $0.00 \times B1 + 1.00^{3}$ )   | 1.00 | —      | 1.00 | —      | 1.00 | —      | 2.00 | —      | ns   |
| B17a | CLKOUT to $\overline{\text{KR}}$ , $\overline{\text{RETRY}}$ , $\overline{\text{CR}}$ valid (hold time) (MIN = 0.00 x B1 + 2.00)                  | 2.00 | —      | 2.00 | _      | 2.00 | —      | 2.00 | —      | ns   |
| B18  | D(0:31), DP(0:3) valid to CLKOUT<br>rising edge (setup time) $^4$ (MIN = 0.00<br>x B1 + 6.00)   | 6.00 | —      | 6.00 | _      | 6.00 | —      | 6.00 | _      | ns   |
| B19  | CLKOUT rising edge to D(0:31),<br>DP(0:3) valid (hold time) $^{4}$ (MIN = 0.00<br>x B1 + 1.00 $^{5}$ )  | 1.00 | _      | 1.00 | _      | 1.00 | _      | 2.00 | —      | ns   |
| B20  | D(0:31), DP(0:3) valid to CLKOUT<br>falling edge (setup time) $^{6}$ (MIN = 0.00<br>x B1 + 4.00)  | 4.00 | _      | 4.00 | _      | 4.00 | _      | 4.00 | _      | ns   |
| B21  | CLKOUT falling edge to D(0:31),<br>DP(0:3) valid (hold Time) $^{6}$ (MIN = 0.00<br>x B1 + 2.00)   | 2.00 | _      | 2.00 | _      | 2.00 | _      | 2.00 | _      | ns   |
| B22  | CLKOUT rising edge to $\overline{CS}$ asserted<br>GPCM ACS = 00 (MAX = 0.25 x B1 + 6.3)   | 7.60 | 13.80  | 6.30 | 12.50  | 5.00 | 11.30  | 3.80 | 10.00  | ns   |
| B22a | CLKOUT falling edge to $\overline{CS}$ asserted<br>GPCM ACS = 10, TRLX = 0 (MAX = 0.00 x B1 + 8.00)   | _    | 8.00   |      | 8.00   |      | 8.00   | _    | 8.00   | ns   |

## Table 9. Bus Operation Timings (continued)



|      | Characteristic   | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       |      |
|------|--|--------|-------|--------|-------|--------|-------|--------|-------|------|
| NUM  | Characteristic   | Min    | Max   | Min    | Мах   | Min    | Max   | Min    | Мах   | Unit |
| B31d | CLKOUT falling edge to $\overline{CS}$ valid, as<br>requested by control bit CST1 in the<br>corresponding word in the UPM EBDF<br>= 1 (MAX = 0.375 x B1 + 6.6)         | 13.30  | 18.00 | 11.30  | 16.00 | 9.40   | 14.10 | 7.60   | 12.30 | ns   |
| B32  | CLKOUT falling edge to $\overline{\text{BS}}$ valid, as<br>requested by control bit BST4 in the<br>corresponding word in the UPM (MAX<br>= 0.00 x B1 + 6.00)           | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | ns   |
| B32a | CLKOUT falling edge to $\overline{\text{BS}}$ valid, as<br>requested by control bit BST1 in the<br>corresponding word in the UPM, EBDF<br>= 0 (MAX = 0.25 x B1 + 6.80) | 7.60   | 14.30 | 6.30   | 13.00 | 5.00   | 11.80 | 3.80   | 10.50 | ns   |
| B32b | CLKOUT rising edge to $\overline{\text{BS}}$ valid, as<br>requested by control bit BST2 in the<br>corresponding word in the UPM (MAX<br>= 0.00 x B1 + 8.00)            | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | ns   |
| B32c | CLKOUT rising edge to $\overline{\text{BS}}$ valid, as<br>requested by control bit BST3 in the<br>corresponding word in the UPM (MAX<br>= 0.25 x B1 + 6.80)            | 7.60   | 14.30 | 6.30   | 13.00 | 5.00   | 11.80 | 3.80   | 10.50 | ns   |
| B32d | CLKOUT falling edge to $\overline{BS}$ valid- as<br>requested by control bit BST1 in the<br>corresponding word in the UPM, EBDF<br>= 1 (MAX = 0.375 x B1 + 6.60)       | 13.30  | 18.00 | 11.30  | 16.00 | 9.40   | 14.10 | 7.60   | 12.30 | ns   |
| B33  | CLKOUT falling edge to $\overline{\text{GPL}}$ valid, as<br>requested by control bit GxT4 in the<br>corresponding word in the UPM (MAX<br>= 0.00 x B1 + 6.00)          | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | ns   |
| B33a | CLKOUT rising edge to $\overline{\text{GPL}}$ valid, as<br>requested by control bit GxT3 in the<br>corresponding word in the UPM (MAX<br>= 0.25 x B1 + 6.80)           | 7.60   | 14.30 | 6.30   | 13.00 | 5.00   | 11.80 | 3.80   | 10.50 | ns   |
| B34  | A(0:31), BADDR(28:30), and D(0:31)<br>to $\overline{CS}$ valid, as requested by control bit<br>CST4 in the corresponding word in the<br>UPM (MIN = 0.25 x B1 - 2.00)   | 5.60   | _     | 4.30   | _     | 3.00   | _     | 1.80   | _     | ns   |
| B34a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)            | 13.20  | _     | 10.50  | _     | 8.00   | _     | 5.60   | _     | ns   |
| B34b | A(0:31), BADDR(28:30), and D(0:31)<br>to $\overline{CS}$ valid, as requested by CST2 in<br>the corresponding word in UPM (MIN =<br>0.75 x B1 - 2.00)                   | 20.70  |       | 16.70  |       | 13.00  |       | 9.40   |       | ns   |

## Table 9. Bus Operation Timings (continued)



Figure 10 shows normal case timing for input data. It also applies to normal read accesses under the control of the UPM in the memory controller.



Figure 10. Input Data Timing in Normal Case

Figure 11 shows the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)



Figure 11. Input Data Timing when Controlled by UPM in the Memory Controller and DLT3 = 1





Figure 15. External Bus Read Timing (GPCM Controlled—TRLX = 0 or 1, ACS = 10, ACS = 11)



Figure 16 through Figure 18 show the timing for the external bus write controlled by various GPCM factors.



Figure 16. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 0)





Figure 17. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 1)



Figure 19 shows the timing for the external bus controlled by the UPM.



Figure 19. External Bus Timing (UPM Controlled Signals)







Figure 22. Synchronous External Master Access Timing (GPCM Handled ACS = 00)



Table 13 shows the debug port timing for the MPC866/859.

Table 13. Debug Port Timing

| Num | Characteristic              | All Frequenc               | Unit  |      |
|-----|-----------------------------|----------------------------|-------|------|
| num | Characteristic              | Min                        | Max   | Unit |
| D61 | DSCK cycle time             | 3xT <sub>CLOCKOUT</sub>    | _     |      |
| D62 | DSCK clock pulse width      | 1.25xT <sub>CLOCKOUT</sub> | _     |      |
| D63 | DSCK rise and fall times    | 0.00                       | 3.00  | ns   |
| D64 | DSDI input data setup time  | 8.00                       | _     | ns   |
| D65 | DSDI data hold time         | 5.00                       | _     | ns   |
| D66 | DSCK low to DSDO data valid | 0.00                       | 15.00 | ns   |
| D67 | DSCK low to DSDO invalid    | 0.00                       | 2.00  | ns   |

Figure 32 shows the input timing for the debug port clock.



Figure 32. Debug Port Clock Input Timing

Figure 33 shows the timing for the debug port.



Figure 33. Debug Port Timings



Table 14 shows the reset timing for the MPC866/859.

Table 14. Reset Timing

| Num | Charactoristic  | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | 11   |
|-----|---|--------|-------|--------|-------|--------|-------|--------|-------|------|
| NUM | Characteristic  | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   | Unit |
| R69 | CLKOUT to HRESET high impedance<br>(MAX = 0.00 x B1 + 20.00)  | —      | 20.00 |        | 20.00 | _      | 20.00 | —      | 20.00 | ns   |
| R70 | CLKOUT to $\overline{\text{SRESET}}$ high impedance<br>(MAX = 0.00 x B1 + 20.00)                                      | —      | 20.00 | _      | 20.00 | —      | 20.00 | —      | 20.00 | ns   |
| R71 | RSTCONF pulse width (MIN = 17.00 x<br>B1)   | 515.20 | —     | 425.00 |       | 340.00 | —     | 257.60 |       | ns   |
| R72 | _   | —      | —     | —      | —     | —      | —     | —      | —     | —    |
| R73 | Configuration data to HRESET rising<br>edge setup time (MIN = 15.00 x B1 +<br>50.00)                                  | 504.50 | _     | 425.00 | —     | 350.00 |       | 277.30 |       | ns   |
| R74 | Configuration data to RSTCONF rising<br>edge setup time (MIN = 0.00 x B1 +<br>350.00)                                 | 350.00 |       | 350.00 |       | 350.00 |       | 350.00 |       | ns   |
| R75 | Configuration data hold time after $\overline{\text{RSTCONF}}$ negation (MIN = 0.00 x B1 + 0.00)                      | 0.00   |       | 0.00   | —     | 0.00   | _     | 0.00   |       | ns   |
| R76 | Configuration data hold time after<br>HRESET negation (MIN = 0.00 x B1 +<br>0.00)                                     | 0.00   |       | 0.00   | —     | 0.00   | _     | 0.00   |       | ns   |
| R77 | HRESET and RSTCONF asserted to<br>data out drive (MAX = 0.00 x B1 +<br>25.00)   | _      | 25.00 | _      | 25.00 | —      | 25.00 | _      | 25.00 | ns   |
| R78 | RSTCONF negated to data out high<br>impedance (MAX = 0.00 x B1 + 25.00)   | —      | 25.00 | _      | 25.00 | —      | 25.00 | —      | 25.00 | ns   |
| R79 | CLKOUT of last rising edge before chip<br>three-states HRESET to data out high<br>impedance (MAX = 0.00 x B1 + 25.00) | _      | 25.00 | _      | 25.00 | _      | 25.00 | _      | 25.00 | ns   |
| R80 | DSDI, DSCK setup (MIN = 3.00 x B1)  | 90.90  | _     | 75.00  | _     | 60.00  |       | 45.50  | _     | ns   |
| R81 | DSDI, DSCK hold time (MIN = 0.00 x B1<br>+ 0.00)  | 0.00   | —     | 0.00   | _     | 0.00   | _     | 0.00   | —     | ns   |
| R82 | SRESET negated to CLKOUT rising<br>edge for DSDI and DSCK sample (MIN<br>= 8.00 x B1)                                 | 242.40 |       | 200.00 |       | 160.00 |       | 121.20 |       | ns   |



**CPM Electrical Characteristics** 



Figure 41. PIP Rx (Interlock Mode) Timing Diagram



Figure 42. PIP Tx (Interlock Mode) Timing Diagram



Figure 43. PIP Rx (Pulse Mode) Timing Diagram



#### **CPM Electrical Characteristics**



Figure 48. SDACK Timing Diagram—Peripheral Write, Externally-Generated TA



Figure 49. SDACK Timing Diagram—Peripheral Write, Internally-Generated TA

MPC866/MPC859 Hardware Specifications, Rev. 2



| Num   | Characteristic  | All F  | Unit               |        |
|-------|---|--------|--------------------|--------|
| Nulli | Characteristic  | Min    | Max                | Unit   |
| 74    | L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)            | 35.00  | _                  | ns     |
| 75    | L1RSYNC, L1TSYNC rise/fall time                                     | —      | 15.00              | ns     |
| 76    | L1RXD valid to L1CLK edge (L1RXD setup time)                        | 17.00  | —                  | ns     |
| 77    | L1CLK edge to L1RXD invalid (L1RXD hold time)                       | 13.00  | —                  | ns     |
| 78    | L1CLK edge to L1ST(1–4) valid <sup>4</sup>                          | 10.00  | 45.00              | ns     |
| 78A   | L1SYNC valid to L1ST(1-4) valid                                     | 10.00  | 45.00              | ns     |
| 79    | L1CLK edge to L1ST(1-4) invalid                                     | 10.00  | 45.00              | ns     |
| 80    | L1CLK edge to L1TXD valid   | 10.00  | 55.00              | ns     |
| 80A   | L1TSYNC valid to L1TXD valid <sup>4</sup>                           | 10.00  | 55.00              | ns     |
| 81    | L1CLK edge to L1TXD high impedance                                  | 0.00   | 42.00              | ns     |
| 82    | L1RCLK, L1TCLK frequency (DSC =1)                                   |        | 16.00 or SYNCCLK/2 | MHz    |
| 83    | L1RCLK, L1TCLK width low (DSC =1)                                   | P + 10 | —                  | ns     |
| 83a   | L1RCLK, L1TCLK width high (DSC = $1$ ) <sup>3</sup>                 | P + 10 | —                  | ns     |
| 84    | L1CLK edge to L1CLKO valid (DSC = 1)                                |        | 30.00              | ns     |
| 85    | L1RQ valid before falling edge of L1TSYNC <sup>4</sup>              | 1.00   | —                  | L1TCLK |
| 86    | L1GR setup time <sup>2</sup>  | 42.00  | —                  | ns     |
| 87    | L1GR hold time  | 42.00  | —                  | ns     |
| 88    | L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0) | —      | 0.00               | ns     |

# Table 21. SI Timing (continued)

<sup>1</sup> The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

<sup>2</sup> These specs are valid for IDL mode only.

<sup>3</sup> Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns.

<sup>4</sup> These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever is later.



#### **CPM Electrical Characteristics**





MPC866/MPC859 Hardware Specifications, Rev. 2





Figure 65. CAM Interface REJECT Timing Diagram

# **12.9 SMC Transparent AC Electrical Specifications**

Table 25 shows the SMC transparent timings as shown in Figure 66.

MPC866/MPC859 Hardware Specifications, Rev. 2



#### Mechanical Data and Ordering Information

| Name                                | Pin Number             | Туре                            |
|-------------------------------------|------------------------|---------------------------------|
| BR                                  | G4                     | Bidirectional                   |
| BG                                  | E2                     | Bidirectional                   |
| BB                                  | E1                     | Bidirectional<br>Active Pull-up |
| FRZ<br>IRQ6                         | G3                     | Bidirectional                   |
| IRQ0                                | V14                    | Input                           |
| IRQ1                                | U14                    | Input                           |
| M_TX_CLK<br>IRQ7                    | W15                    | Input                           |
| CS[0:5]                             | C3, A2, D4, E4, A4, B4 | Output                          |
| CS6<br>CE1_B                        | D5                     | Output                          |
| CS7<br>CE2_B                        | C4                     | Output                          |
| WE0<br>BS_B0<br>IORD                | C7                     | Output                          |
| WE1<br>BS_B1<br>IOWR                | A6                     | Output                          |
| WE2<br>BS_B2<br>PCOE                | B6                     | Output                          |
| WE3<br>BS_B3<br>PCWE                | A5                     | Output                          |
| BS_A[0:3]                           | D8, C8, A7, B8         | Output                          |
| GPL_A0<br>GPL_B0                    | D7                     | Output                          |
| OE<br>GPL_A1<br>GPL_B1              | C6                     | Output                          |
| GPL_A[2:3]<br>GPL_B[2:3]<br>CS[2–3] | B5, C5                 | Output                          |
| UPWAITA<br>GPL_A4                   | C1                     | Bidirectional                   |

## Table 39. Pin Assignments (continued)



#### Mechanical Data and Ordering Information

| Name                                    | Pin Number | Туре                                    |
|---|------------|---|
| PA5<br>CLK3<br>L1TCLKA<br>BRGO2<br>TIN2 | N18        | Bidirectional                           |
| PA4<br>CLK4<br>TOUT2                    | P19        | Bidirectional                           |
| PA3<br>CLK5<br>BRGO3<br>TIN3            | P17        | Bidirectional                           |
| PA2<br>CLK6<br>TOUT3<br>L1RCLKB         | R18        | Bidirectional                           |
| PA1<br>CLK7<br>BRGO4<br>TIN4            | Т19        | Bidirectional                           |
| PA0<br>CLK8<br>TOUT4<br>L1TCLKB         | U19        | Bidirectional                           |
| PB31<br>SPISEL<br>REJECT1               | C17        | Bidirectional<br>(Optional: Open-drain) |
| PB30<br>SPICLK<br>RSTRT2                | C19        | Bidirectional<br>(Optional: Open-drain) |
| PB29<br>SPIMOSI                         | E16        | Bidirectional<br>(Optional: Open-drain) |
| PB28<br>SPIMISO<br>BRGO4                | D19        | Bidirectional<br>(Optional: Open-drain) |
| PB27<br>I2CSDA<br>BRGO1                 | E19        | Bidirectional<br>(Optional: Open-drain) |
| PB26<br>I2CSCL<br>BRGO2                 | F19        | Bidirectional<br>(Optional: Open-drain) |

## Table 39. Pin Assignments (continued)



#### Mechanical Data and Ordering Information

| Name  | Pin Number | Туре                                    |
|---|------------|---|
| PB16<br>L1RQa<br>L1ST4<br>RTS4<br>PHREQ0 <sup>1</sup><br>RXADDR0 <sup>2</sup> | N16        | Bidirectional<br>(Optional: Open-drain) |
| PB15<br>BRGO3<br>TxClav<br>RxClav   | R17        | Bidirectional                           |
| PB14<br>RXADDR2 <sup>2</sup><br>RSTRT1  | U18        | Bidirectional                           |
| PC15<br>DREQ0<br>RTS1<br>L1ST1<br>RxClav<br>TxClav                            | D16        | Bidirectional                           |
| PC14<br>DREQ1<br>RTS2<br>L1ST2  | D18        | Bidirectional                           |
| PC13<br>L1RQb<br>L1ST3<br>RTS3  | E18        | Bidirectional                           |
| PC12<br>L1RQa<br>L1ST4<br>RTS4  | F18        | Bidirectional                           |
| PC11<br>CTS1  | J19        | Bidirectional                           |
| PC10<br>CD1<br>TGATE1   | К19        | Bidirectional                           |
| PC9<br>CTS2   | L18        | Bidirectional                           |
| PC8<br>CD2<br>TGATE2  | M18        | Bidirectional                           |

## Table 39. Pin Assignments (continued)



**Document Revision History** 

# THIS PAGE INTENTIONALLY LEFT BLANK