NXP USA Inc. - MPC866TVR100A Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	100MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (4), 10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc866tvr100a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- ATM port-to-port switching capability without the need for RAM-based microcode
- Simultaneous MII (10/100Base-T) and UTOPIA (half-duplex) capability
- Optional statistical cell counters per PHY
- UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell transmission time. (The earlier UTOPIA level 1 specification is also supported.)
 - Multi-PHY support on the MPC866, MPC859P, and MPC859T
 - Four PHY support on the MPC866/859
- Parameter RAM for both SPI and I²C can be relocated without RAM-based microcode
- Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using a 'split' bus
- AAL2/VBR functionality is ROM-resident.
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- Thirty-two address lines
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or \overline{RAS} to support a DRAM bank
 - Up to 30 wait states programmable per memory bank
 - Glueless interface to page mode/EDO/SDRAM, SRAM, EPROMs, flash EPROMs, and other memory devices.
 - DRAM controller programmable to support most size and speed memory interfaces
 - Four $\overline{\text{CAS}}$ lines, four $\overline{\text{WE}}$ lines, and one $\overline{\text{OE}}$ line
 - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
 - Variable block sizes (32 Kbytes–256 Mbytes)
 - Selectable write protection
 - On-chip bus arbitration logic
- General-purpose timers
 - Four 16-bit timers cascadable to be two 32-bit timers
 - Gate mode can enable/disable counting
 - Interrupt can be masked on reference match and event capture
- Fast Ethernet controller (FEC)
 - Simultaneous MII (10/100Base-T) and UTOPIA operation when using the UTOPIA multiplexed bus
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog
 - Periodic interrupt timer (PIT)
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer and time base from the PowerPC architecture
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)



4 Thermal Characteristics

Table 4 shows the thermal characteristics for the MPC866/859.

Table 4. MPC866/859 Thermal Resistance Data

Rating	Enviro	onment	Symbol	Value	Unit
Junction-to-ambient ¹	Natural Convection	Single-layer board (1s)	R _{0JA} ²	37	°C/W
		Four-layer board (2s2p)	$R_{\theta JMA}^{3}$	23	
	Airflow (200 ft/min)	Single-layer board (1s)	R _{0JMA} 3	30	
		Four-layer board (2s2p)	R _{0JMA} 3	19	
Junction-to-board ⁴			$R_{\theta JB}$	13	
Junction-to-case ⁵			R _{θJC}	6	
Junction-to-package top ⁶	Natural Convection		Ψ_{JT}	2	
	Airflow (200 ft/min)		Ψ_{JT}	2	

¹ Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

- ⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction-to-case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.
- ⁶ Thermal characterization parameter indicating the temperature difference between package top and junction temperature per JEDEC JESD51-2.



Thermal Calculation and Measurement

7 Thermal Calculation and Measurement

For the following discussions, $P_D = (VDDL \times IDDL) + PI/O$, where PI/O is the power dissipation of the I/O drivers. The VDDSYN power dissipation is negligible.

7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in °C can be obtained from the equation:

 $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity T_{J} - T_{A}) are possible.

7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the airflow around the device, add a heat sink, change the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see Figure 3.



Bus Signal Timing

	Oh ann atamiatia	33 I	MHz	40	MHz	50 I	MHz	66 I	MHz	
NUM	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Max	Unit
B12a	CLKOUT to \overline{TA} , \overline{BI} negation (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns
B13	CLKOUT to \overline{TS} , \overline{BB} High-Z (MIN = 0.25 x B1)	7.60	21.60	6.30	20.30	5.00	19.00	3.80	14.00	ns
B13a	B13a CLKOUT to TA, BI High-Z (when driven by the memory controller or PCMCIA interface) (MIN = 0.00 x B1 + 2.5)		15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B14	4 CLKOUT to TEA assertion (MAX = 0.00 x B1 + 9.00)		9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns
B15	15 CLKOUT to TEA High-Z (MIN = 0.00 x B1 + 2.50)		15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B16	16 \overline{TA} , \overline{BI} valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 6.00)		_	6.00	_	6.00	_	6.00	_	ns
B16a	TEA, KR, RETRY, CR valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 4.5)	4.50	_	4.50	_	4.50	_	4.50	_	ns
B16b	$\overline{\text{BB}}$, $\overline{\text{BG}}$, $\overline{\text{BR}}$, valid to CLKOUT (setup time) ² (4 MIN = 0.00 x B1 + 0.00)	4.00	_	4.00	_	4.00	_	4.00	_	ns
B17	CLKOUT to TA, TEA, BI, BB, BG, BR valid (hold time) (MIN = $0.00 \times B1 + 1.00^{3}$)	1.00	_	1.00	—	1.00	—	2.00	—	ns
B17a	CLKOUT to $\overline{\text{KR}}$, $\overline{\text{RETRY}}$, $\overline{\text{CR}}$ valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	_	2.00	—	2.00	—	ns
B18	D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) 4 (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	_	6.00	_	6.00	_	ns
B19	CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) 4 (MIN = 0.00 x B1 + 1.00 5)	1.00	—	1.00	_	1.00	_	2.00	_	ns
B20	D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) 6 (MIN = 0.00 x B1 + 4.00)	4.00	_	4.00	_	4.00	_	4.00	_	ns
B21	CLKOUT falling edge to D(0:31), DP(0:3) valid (hold Time) 6 (MIN = 0.00 x B1 + 2.00)	2.00	_	2.00	_	2.00	_	2.00	_	ns
B22	CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00 (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B22a	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0 (MAX = 0.00 x B1 + 8.00)	_	8.00		8.00		8.00	—	8.00	ns

Table 9. Bus Operation Timings (continued)



Bus Signal Timing

	Oh ann atariatha	33	MHz	40 1	MHz	50 I	MHz	66 I	MHz	
NUM	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Max	Unit
B31d	CLKOUT falling edge to \overline{CS} valid, as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = 0.375 x B1 + 6.6)	13.30	18.00	11.30	16.00	9.40	14.10	7.60	12.30	ns
B32	B32 CLKOUT falling edge to BS valid, as requested by control bit BST4 in the corresponding word in the UPM (MAX = 0.00 x B1 + 6.00)		6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B32a	CLKOUT falling edge to \overline{BS} valid, as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = 0.25 x B1 + 6.80)		14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B32b	CLKOUT rising edge to $\overline{\text{BS}}$ valid, as requested by control bit BST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)		8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B32c	CLKOUT rising edge to \overline{BS} valid, as requested by control bit BST3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B32d	CLKOUT falling edge to $\overline{\text{BS}}$ valid- as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1 (MAX = 0.375 x B1 + 6.60)	13.30	18.00	11.30	16.00	9.40	14.10	7.60	12.30	ns
B33	CLKOUT falling edge to $\overline{\text{GPL}}$ valid, as requested by control bit GxT4 in the corresponding word in the UPM (MAX = 0.00 x B1 + 6.00)		6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B33a	33a CLKOUT rising edge to GPL valid, as requested by control bit GxT3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)		14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B34	A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid, as requested by control bit CST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B34a	44 A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid, as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)		_	10.50	_	8.00	_	5.60	_	ns
B34b	A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid, as requested by CST2 in the corresponding word in UPM (MIN = 0.75 x B1 - 2.00)	20.70	_	16.70	_	13.00	_	9.40	_	ns

Table 9. Bus Operation Timings (continued)



Num	Charactoristic	33	MHz	40 1	MHz	50 I	MHz	66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B35	A(0:31), BADDR(28:30) to \overline{CS} valid, as requested by control bit BST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B35a	B35a $A(0:31)$, BADDR(28:30), and D(0:31) to \overline{BS} valid, as Requested by BST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)		_	10.50	_	8.00	_	5.60	_	ns
B35b	B35b A(0:31), BADDR(28:30), and D(0:31) to BS valid, as requested by control bit BST2 in the corresponding word in the UPM (MIN = 0.75 x B1 - 2.00)		_	16.70	_	13.00	_	9.40	_	ns
B36	A(0:31), BADDR(28:30), and D(0:31) to GPL valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B37	UPWAIT valid to CLKOUT falling edge ⁸ (MIN = 0.00 x B1 + 6.00)	6.00	_	6.00	_	6.00	_	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid ⁸ (MIN = 0.00 x B1 + 1.00)	1.00		1.00	_	1.00	—	1.00	—	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge ⁹ (MIN = 0.00 x B1 + 7.00)	7.00		7.00	_	7.00	—	7.00	_	ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00)	7.00		7.00		7.00		7.00		ns
B41	$\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)	7.00	_	7.00	_	7.00	_	7.00	_	ns
B42	CLKOUT rising edge to \overline{TS} valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	_	2.00	—	2.00	—	2.00	—	ns
B43	$\overline{\text{AS}}$ negation to memory controller signals negation (MAX = TBD)	—	TBD	—	TBD	—	TBD	—	TBD	ns

Table 9. Bus Operation Timings (continued)

¹ For part speeds above 50 MHz, use 9.80 ns for B11a.

² The timing required for BR input is relevant when the MPC866/859 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC866/859 is selected to work with the external bus arbiter.

³ For part speeds above 50 MHz, use 2 ns for B17.

⁴ The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of CLKOUT, in which the TA input signal is asserted.

⁵ For part speeds above 50 MHz, use 2 ns for B19.

⁶ The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats, where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

⁷ The timing B30 refers to \overline{CS} when ACS = 00 and to $\overline{WE}(0:3)$ when CSNT = 0.







Figure 18. External Bus Write Timing (GPCM Controlled—TRLX = 1, CSNT = 1)



Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
P50	CLKOUT to \overline{PCOE} , \overline{IORD} , \overline{PCWE} , \overline{IOWR} assert time (MAX = 0.00 x B1 + 11.00)	_	11.00	_	11.00	_	11.00	_	11.00	ns
P51	CLKOUT to \overline{PCOE} , \overline{IORD} , \overline{PCWE} , \overline{IOWR} negate time (MAX = 0.00 x B1 + 11.00)	2.00	11.00	2.00	11.00	2.00	11.00	2.00	11.00	ns
P52	CLKOUT to ALE assert time (MAX = 0.25 x B1 + 6.30)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
P53	CLKOUT to ALE negate time (MAX = 0.25 x B1 + 8.00)		15.60	—	14.30	—	13.00	_	11.80	ns
P54	$\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ negated to D(0:31) invalid ¹ (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00		1.80	_	ns
P55	$\overline{\text{WAITA}}$ and $\overline{\text{WAITB}}$ valid to CLKOUT rising edge ¹ (MIN = 0.00 x B1 + 8.00)	8.00		8.00		8.00		8.00	_	ns
P56	CLKOUT rising edge to $\overline{\text{WAITA}}$ and $\overline{\text{WAITB}}$ invalid ¹ (MIN = 0.00 x B1 + 2.00)	2.00	_	2.00	_	2.00	_	2.00	—	ns

Table 11. PCMCIA Timing (continued)

¹ PSST = 1. Otherwise, add PSST times cycle time.

PSHT = 0. Otherwise, add PSHT times cycle time.

These synchronous timings define when the WAITx signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The WAITx assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the MPC866 PowerQUICC User's Manual.



Bus Signal Timing

Table 12 shows the PCMCIA port timing for the MPC866/859.

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
vum	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	onn
- 57	CLKOUT to OPx, valid (MAX = 0.00 x B1 + 19.00)		19.00	_	19.00		19.00	_	19.00	ns
- 58	HRESET negated to OPx drive 1 (MIN = 0.75 x B1 + 3.00)	25.70		21.70		18.00		14.40	_	ns
- 59	IP_Xx valid to CLKOUT rising edge (MIN = 0.00 x B1 + 5.00)	5.00		5.00		5.00		5.00	_	ns
- 60	CLKOUT rising edge to IP_Xx invalid (MIN = 0.00 x B1 + 1.00)	1.00	_	1.00	_	1.00	_	1.00	_	ns

Table 12. PCMCIA Port Timing

OP2 and OP3 only.

1

Figure 30 shows the PCMCIA output port timing for the MPC866/859.



Figure 30. PCMCIA Output Port Timing

Figure 31 shows the PCMCIA output port timing for the MPC866/859.



Figure 31. PCMCIA Input Port Timing



Table 13 shows the debug port timing for the MPC866/859.

Table 13. Debug Port Timing

Num	Characteristic	All Frequenc	Unit	
num	Characteristic	Min	Max	Unit
D61	DSCK cycle time	3xT _{CLOCKOUT}	_	
D62	DSCK clock pulse width	1.25xT _{CLOCKOUT}	_	
D63	DSCK rise and fall times	0.00	3.00	ns
D64	DSDI input data setup time	8.00	_	ns
D65	DSDI data hold time	5.00	_	ns
D66	DSCK low to DSDO data valid	0.00	15.00	ns
D67	DSCK low to DSDO invalid	0.00	2.00	ns

Figure 32 shows the input timing for the debug port clock.



Figure 32. Debug Port Clock Input Timing

Figure 33 shows the timing for the debug port.



Figure 33. Debug Port Timings





Figure 48. SDACK Timing Diagram—Peripheral Write, Externally-Generated TA



Figure 49. SDACK Timing Diagram—Peripheral Write, Internally-Generated TA



Num	Characteristic	All F	Frequencies	Unit	
Num	Characteristic	Min	Мах	Unit	
74	L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)	35.00	_	ns	
75	L1RSYNC, L1TSYNC rise/fall time	_	15.00	ns	
76	L1RXD valid to L1CLK edge (L1RXD setup time)	17.00	—	ns	
77	L1CLK edge to L1RXD invalid (L1RXD hold time)	13.00	—	ns	
78	L1CLK edge to L1ST(1–4) valid ⁴	10.00	45.00	ns	
78A	L1SYNC valid to L1ST(1-4) valid	10.00	45.00	ns	
79	L1CLK edge to L1ST(1-4) invalid	10.00	45.00	ns	
80	L1CLK edge to L1TXD valid	10.00	55.00	ns	
80A	L1TSYNC valid to L1TXD valid ⁴	10.00	55.00	ns	
81	L1CLK edge to L1TXD high impedance	0.00	42.00	ns	
82	L1RCLK, L1TCLK frequency (DSC =1)		16.00 or SYNCCLK/2	MHz	
83	L1RCLK, L1TCLK width low (DSC =1)	P + 10	—	ns	
83a	L1RCLK, L1TCLK width high (DSC = 1) ³	P + 10	—	ns	
84	L1CLK edge to L1CLKO valid (DSC = 1)		30.00	ns	
85	L1RQ valid before falling edge of L1TSYNC ⁴	1.00	—	L1TCLK	
86	L1GR setup time ²	42.00	—	ns	
87	L1GR hold time	42.00	—	ns	
88	L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0)	—	0.00	ns	

Table 21. SI Timing (continued)

¹ The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

² These specs are valid for IDL mode only.

³ Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns.

⁴ These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever is later.













12.7 SCC in NMSI Mode Electrical Specifications

Table 22 shows the NMSI external clock timings.

Num	Chavastavistia	All Frequencie	s	l l mit
Num	Characteristic	Min	Мах	Unit
100	RCLK1 and TCLK1 width high ¹	1/SYNCCLK	_	ns
101	RCLK1 and TCLK1 width low	1/SYNCCLK +5	—	ns
102	RCLK1 and TCLK1 rise/fall time	—	15.00	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	50.00	ns
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	50.00	ns
105	CTS1 setup time to TCLK1 rising edge	5.00	-	ns
106	RXD1 setup time to RCLK1 rising edge	5.00	-	ns
107	RXD1 hold time from RCLK1 rising edge ²	5.00	-	ns
108	CD1 setup time to RCLK1 rising edge	5.00	—	ns

Table 22. NMSI External Clock Timings

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2.25/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as an external sync signal.

Table 23 shows the NMSI internal clock timings.

Table 23. NMSI Internal Clock Timings

Num	Characteristic	All Fr	Unit	
Nulli		Min	Max	Onic
100	RCLK1 and TCLK1 frequency ¹	0.00	SYNCCLK/3	MHz
102	RCLK1 and TCLK1 rise/fall time	_	_	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	30.00	ns
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	30.00	ns
105	CTS1 setup time to TCLK1 rising edge	40.00	-	ns
106	RXD1 setup time to RCLK1 rising edge	40.00	-	ns
107	RXD1 hold time from RCLK1 rising edge ²	0.00	-	ns
108	CD1 setup time to RCLK1 rising edge	40.00	—	ns

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 3/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as an external sync signals.





Figure 68. SPI Master (CP = 1) Timing Diagram

12.11SPI Slave AC Electrical Specifications

Table 27 shows the SPI slave timings as shown in Figure 69 and Figure 70.

T	able	27	SPI	Slave	Timin	n
•	abie	Z I.	J FI	Jiave		У

Num	Charactoristia	All Frequencies		Unit	
Num		Min	Мах	ont	
170	Slave cycle time	2	—	t _{cyc}	
171	Slave enable lead time	15	—	ns	
172	Slave enable lag time	15	—	ns	
173	Slave clock (SPICLK) high or low time	1	—	t _{cyc}	
174	Slave sequential transfer delay (does not require deselect)	1	—	t _{cyc}	
175	Slave data setup time (inputs)	20	—	ns	
176	Slave data hold time (inputs)	20	—	ns	
177	Slave access time	_	50	ns	



Mechanical Data and Ordering Information

15 Mechanical Data and Ordering Information

Table 37 shows information on the MPC866/859 derivative devices.

Table 37. MPC866/859 Derivatives

Device	Number of SCCs ¹ S	Ethernet	Multi-Channel HDLC Support	ATM Support	Cache Size	
Device		Support			Instruction	Data
MPC866T	4	10/100 Mbps	Yes	Yes	4 Kbyte	4 Kbytes
MPC866P	4	10/100 Mbps	Yes	Yes	16 Kbyte	8 Kbytes
MPC859T	1 (SCC1)	10/100 Mbps	Yes	Yes	4 Kbyte	4 Kbytes
MPC859DSL	1 (SCC1)	10/100 Mbps	No	Up to 4 addresses	4 Kbyte	4 Kbytes

¹ Serial communications controller (SCC).

Table 38 identifies the packages and operating frequencies orderable for the MPC866/859 derivative devices.

Table 38. MPC866/859 Package/Frequency Orderable

Package Type	Temperature (Tj)	Frequency (MHz)	Order Number
Plastic ball grid array	0° to 95°C	50	MPC859DSLZP50A
Non lead free		66	MPC859DSLZP66A
		100	MPC859PZP100A MPC859TZP100A MPC866PZP100A MPC866TZP100A
		133	MPC859PZP133A MPC859TZP133A MPC866PZP133A MPC866TZP133A
Plastic ball grid array	–40° to 100°C	50	MPC859DSLCZP50A
Non lead free		66	MPC859DSLCZP66A
		100	MPC859PCZP100A MPC859TCZP100A MPC866PCZP100A MPC866TCZP100A



Table 39. Pin Assignments (continued)

Name	Pin Number	Туре
PB25 RXADDR3 ² SMTXD1	J16	Bidirectional (Optional: Open-drain)
PB24 TXADDR3 ² SMRXD1	J18	Bidirectional (Optional: Open-drain)
PB23 TXADDR2 ² SDACK1 SMSYN1	K17	Bidirectional (Optional: Open-drain)
PB22 TXADDR4 ² SDACK2 SMSYN2	L19	Bidirectional (Optional: Open-drain)
PB21 SMTXD2 L1CLKOB PHSEL1 ¹ TXADDR1 ²	K16	Bidirectional (Optional: Open-drain)
PB20 SMRXD2 L1CLKOA PHSEL0 ¹ TXADDR0 ²	L16	Bidirectional (Optional: Open-drain)
PB19 RTS1 L1ST1	N19	Bidirectional (Optional: Open-drain)
PB18 RXADDR4 ² RTS2 L1ST2	N17	Bidirectional (Optional: Open-drain)
PB17 L1RQb L1ST3 RTS3 PHREQ1 ¹ RXADDR1 ²	P18	Bidirectional (Optional: Open-drain)



Mechanical Data and Ordering Information

Table 39.	Pin	Assignments	(continued)
-----------	-----	-------------	-------------

Name	Pin Number	Туре
PC7 CTS3 L1TSYNCB SDACK2	M16	Bidirectional
PC6 CD3 L1RSYNCB	R19	Bidirectional
PC5 CTS4 L1TSYNCA SDACK1	T18	Bidirectional
PC4 CD4 L1RSYNCA	T17	Bidirectional
PD15 L1TSYNCA MII-RXD3 UTPB0	U17	Bidirectional
PD14 L1RSYNCA MII-RXD2 UTPB1	V19	Bidirectional
PD13 L1TSYNCB MII-RXD1 UTPB2	V18	Bidirectional
PD12 L1RSYNCB MII-MDC UTPB3	R16	Bidirectional
PD11 RXD3 MII-TXERR RXENB	T16	Bidirectional
PD10 TXD3 MII-RXD0 TXENB	W18	Bidirectional

How to Reach Us:

Home Page: www.freescale.com

email: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-0047 Japan 0120 191014 +81 3 3440 3569 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@ hibbertgroup.com

MPC866EC Rev. 2 2/2006 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006.

