

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	122
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52105bdlk-u0

Table 1.1 Outline of Specifications (4 / 5)

Classification	Module/Function	Description
Communication functions	Serial communications interfaces (SCIc, SCId)	<ul style="list-style-type: none"> 13 channels (channel 0 to 11: SCIc, channel 12: SCId) Serial communications modes: Asynchronous, clock synchronous, and smart-card interface On-chip baud rate generator allows selection of the desired bit rate Choice of LSB-first or MSB-first transfer Average transfer rate clock can be input from TMR timers (SCI5, SCI6, and SCI12) Simple IIC Simple SPI Master/slave mode supported (SCId only) Start frame and information frame are included (SCId only)
I ² C bus interface (RIIC)		<ul style="list-style-type: none"> 1 channel Communications formats: I²C bus format/SMBus format Master/slave selectable Supports the fast mode
Serial peripheral interface (RSPI)		<ul style="list-style-type: none"> 1 channel Transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave Data formats Choice of LSB-first or MSB-first transfer The number of bits in each transfer can be changed to any number of bits from 8 to 16, 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Double buffers for both transmission and reception
12-bit A/D converter (S12ADb)		<ul style="list-style-type: none"> 12 bits (16 channels × 1 unit) 12-bit resolution Minimum conversion time: 1.0 µs per channel (in operation with ADCLK at 50 MHz) Operating modes Scan mode (single scan mode, continuous scan mode, and group scan mode) Sample-and-hold function Self-diagnosis for the A/D converter Assistance in detecting disconnected analog inputs Double-trigger mode (duplication of A/D conversion data) A/D conversion start conditions A software trigger, a trigger from a timer (MTU), an external trigger signal, or ELC
Temperature sensor (TEMPSa)		<ul style="list-style-type: none"> Outputs the voltage that changes depending on the temperature PGA gain switchable: Four levels according to the voltage range
D/A converter (DA)		<ul style="list-style-type: none"> 2 channels 10-bit resolution Output voltage: 0 V to VREFH
CRC calculator (CRC)		<ul style="list-style-type: none"> CRC code generation for arbitrary amounts of data in 8-bit units Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$ Generation of CRC codes for use with LSB-first or MSB-first communications is selectable.
Comparator A (CMPA)		<ul style="list-style-type: none"> 2 channels Comparison of reference voltage and analog input voltage
Comparator B (CMPB)		<ul style="list-style-type: none"> 2 channels Comparison of reference voltage and analog input voltage
Data Operation Circuit (DOC)		Comparison, addition, and subtraction of 16-bit data
Power supply voltage/Operating frequency		VCC = 1.62 to 1.8 V: 20 MHz, VCC = 1.8 to 2.7 V: 32 MHz, VCC = 2.7 to 5.5 V: 50 MHz
Operating temperature		D version: -40 to +85°C, G version: -40 to +105°C*2

1.2 List of Products

Table 1.3 to Table 1.7 are a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

Table 1.3 List of Products Chip Version A: D Version (Ta = -40 to +85°C)

Group	Part No.	Orderable Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Operating Frequency (Max.)	Operating Temperature			
RX210	R5F52108ADFP	R5F52108ADFP#V0	PLQP0100KB-A	512 Kbytes	64 Kbytes	8 Kbytes	50 MHz	-40 to +85°C			
	R5F52108ADFN	R5F52108ADFN#V0	PLQP0080KB-A								
	R5F52108ADFM	R5F52108ADFM#V0	PLQP0064KB-A								
	R5F52108ADLJ	R5F52108ADLJ#U0	PTLG0100JA-A								
	R5F52107ADFP	R5F52107ADFP#V0	PLQP0100KB-A	384 Kbytes	32 Kbytes						
	R5F52107ADFN	R5F52107ADFN#V0	PLQP0080KB-A								
	R5F52107ADFM	R5F52107ADFM#V0	PLQP0064KB-A								
	R5F52107ADLJ	R5F52107ADLJ#U0	PTLG0100JA-A								
	R5F52106ADFP	R5F52106ADFP#V0	PLQP0100KB-A	256 Kbytes	20 Kbytes						
	R5F52106ADFN	R5F52106ADFN#V0	PLQP0080KB-A								
	R5F52106ADFM	R5F52106ADFM#V0	PLQP0064KB-A								
	R5F52106ADLJ	R5F52106ADLJ#U0	PTLG0100JA-A								
	R5F52105ADFP	R5F52105ADFP#V0	PLQP0100KB-A	128 Kbytes	20 Kbytes						
	R5F52105ADFN	R5F52105ADFN#V0	PLQP0080KB-A								
	R5F52105ADFM	R5F52105ADFM#V0	PLQP0064KB-A								
	R5F52105ADLJ	R5F52105ADLJ#U0	PTLG0100JA-A								

Note: • Orderable part numbers are current as of when this manual was published. Please make sure to refer to the relevant product page on the Renesas website for the latest part numbers.

Table 1.9 List of Pins and Pin Functions (145-Pin TFLGA) (3 / 4)

Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TMR, POE)	Communications (SClC, SCId, RSPI, RIIC)	Others
J12		PB2	A10	TIOCC3/TCLKC	CTS4#/RTS4#/SS4#/CTS6#/RTS6#/SS6#	
J13		PB1	A9	MTIOC0C/MTIOC4C/TMC10/TIOCB3	TXD4/SMOSI4/SSDA4/TXD6/SMOSI6/SSDA6	IRQ4-DS
K1		P27	CS3#	MTIOC2B/TMC13	SCK1	
K2		P26	CS2#	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/CTS3#/RTS3#/SS3#	
K3		P31		MTIOC4D/TMC12	CTS1#/RTS1#/SS1#	IRQ1-DS/RTCIC1
K4		P15		MTIOC0B/MTCLKB/TMC12/TIOCB2/TCLKB	RXD1/SMISO1/SSCL1/SCK3	IRQ5
K5		P54	ALE	MTIOC4B/TMC11	CTS2#/RTS2#/SS2#	
K6	BCLK	P53				
K7		P51	WR1#/BC1#/WAIT#		SCK2	
K8	VCC					
K9		P80		MTIOC3B	SCK10	
K10		P76			RXD11/SMISO11/SSCL11	
K11		PB7	A15	MTIOC3B/TIOCB5	TXD9/SMOSI9/SSDA9	
K12		PB6	A14	MTIOC3D/TIOCA5	RXD9/SMISO9/SSCL9	
K13		PB5	A13	MTIOC2A/MTIOC1B/TM1R1/POE1#/TIOCB4	SCK9	
L1		P25	CS1#	MTIOC4C/MTCLKB/TIOCA4	RXD3/SMISO3/SSCL3	ADTRG0#
L2		P23		MTIOC3D/MTCLKD/TIOCD3	CTS0#/RTS0#/SS0#/TXD3/SMOS3/SSDA3	
L3		P16		MTIOC3C/MTIOC3D/TMO2/TIOCB1/TCLKC	TXD1/SMOSI1/SSDA1/MOSIA/SCL-DS/RXD3/SMISO3/SSCL3	IRQ6/RTCOUT/ADTRG0#
L4		P24	CS0#	MTIOC4A/MTCLKA/TM1R1/TIOCB4	SCK3	
L5		P13		MTIOC0B/TMO3/TIOCA5	SDA/TXD2/SMOSI2/SSDA2	IRQ3
L6		P56		MTIOC3C/TIOCA1		
L7		P52	RD#		RXD2/SMISO2/SSCL2	
L8		P83		MTIOC4C	CTS10#/RTS10#	
L9		PC5	A21/CS2#/WAIT#	MTIOC3B/MTCLKD/TM1R2	SCK8/RSPCKA	
L10		PC4	A20/CS3#	MTIOC3D/MTCLKC/TMC11/POE0#	SCK5/CTS8#/RTS8#/SS8#/SSLA0	
L11		PC2	A18	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/SSLA3	
L12		P73				
L13		PL0				
M1		P22		MTIOC3B/MTCLKC/TMO0/TIOCC3	SCK0	
M2		P17		MTIOC3A/MTIOC3B/TMO1/POE8#/TIOCB0/TCLKD	SCK1/MISOA/SDA-DS/TXD3/SMOS13/SSDA3	IRQ7
M3		P86		TIOCA0		
M4		P12		TMC11	SCL/RXD2/SMISO2/SSCL2	IRQ2
M5		PH3		TMC10		
M6		PH0				CACREF
M7		P50	WR0#/WR#		TXD2/SMOSI2/SSDA2	
M8		PC6	A22/CS1#	MTIOC3C/MTCLKA/TMC12	RXD8/SMISO8/SSCL8/MOSIA	
M9		P81		MTIOC3D	RXD10/SMISO10/SSCL10	
M10		P77			TXD11/SMOSI11/SSDA11	

Table 1.12 List of Pins and Pin Functions (100-Pin LQFP) (1 / 3)

Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TMR, POE)	Communications (SCIc, SCId, RSPI, RIIC)	Others
1	VREFH					
2		P03				DA0
3	VREFL					
4		PJ3		MTIOC3C	CTS6#/RTS6#/SS6#	
5	VCL					
6		PJ1		MTIOC3A		
7	MD					FINED
8	XCIN					
9	XCOOUT					
10	RES#					
11	XTAL	P37				
12	VSS					
13	EXTAL	P36				
14	VCC					
15		P35				NMI
16		P34		MTIOC0A/TMCI3/POE2#	SCK6	IRQ4
17		P33		MTIOC0D/TMRI3/POE3#	RXD6/SMISO6/SSCL6	IRQ3-DS
18		P32		MTIOC0C/TMO3	TXD6/SMOSI6/SSDA6	IRQ2-DS/RTCOUT/RTClC2
19		P31		MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	IRQ1-DS/RTClC1
20		P30		MTIOC4B/TMRI3/POE8#	RXD1/SMISO1/SSCL1	IRQ0-DS/RTClC0
21		P27	CS3#	MTIOC2B/TMCI3	SCK1	
22		P26	CS2#	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1	
23		P25	CS1#	MTIOC4C/MTCLKB		ADTRG0#
24		P24	CS0#	MTIOC4A/MTCLKA/TMRI1		
25		P23		MTIOC3D/MTCLKD	CTS0#/RTS0#/SS0#	
26		P22		MTIOC3B/MTCLKC/TMO0	SCK0	
27		P21		MTIOC1B/TMCI0	RXD0/SMISO0/SSCL0	
28		P20		MTIOC1A/TMRI0	TXD0/SMOSI0/SSDA0	
29		P17		MTIOC3A/MTIOC3B/TMO1/POE8#	SCK1/MISOA/SDA-DS	IRQ7
30		P16		MTIOC3C/MTIOC3D/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/SCL-DS	IRQ6/RTCOUT/ADTRG0#
31		P15		MTIOC0B/MTCLKB/TMCI2	RXD1/SMISO1/SSCL1	IRQ5
32		P14		MTIOC3A/MTCLKA/TMRI2	CTS1#/RTS1#/SS1#	IRQ4
33		P13		MTIOC0B/TMO3	SDA	IRQ3
34		P12		TMCI1	SCL	IRQ2
35		PH3		TMO10		
36		PH2		TMRI0		IRQ1
37		PH1		TMO0		IRQ0
38		PH0				CACREF
39		P55	WAIT#	MTIOC4D/TMO3		
40		P54	ALE	MTIOC4B/TMCI1		
41	BCLK	P53				

Table 1.16 List of Pins and Pin Functions (64-Pin LQFP) (1 / 2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TMR, POE)	Communication (SCIc, SCIId, RSPI, IIC)	Others
1		P03			DA0
2	VCL				
3	MD				FINED
4	XCIN				
5	XCOOUT				
6	RES#				
7	XTAL	P37			
8	VSS				
9	EXTAL	P36			
10	VCC				
11		P35			NMI
12		P32	MTIOC0C/TMO3	TXD6/SMOSI6/SSDA6	IRQ2-DS/RTCOUT/ RTClC2
13		P31	MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	IRQ1-DS/RTClC1
14		P30	MTIOC4B/TMRI3/POE8#	RXD1/SMISO1/SSCL1	IRQ0-DS/RTClC0
15		P27	MTIOC2B/TMCI3	SCK1	
16		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1	
17		P17	MTIOC3A/MTIOC3B/TMO1/ POE8#	SCK1/MISOA/SDA-DS	IRQ7
18		P16	MTIOC3C/MTIOC3D/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/ SCL-DS	IRQ6/RTCOUT/ ADTRG0#
19		P15	MTIOC0B/MTCLKB/TMCI2	RXD1/SMISO1/SSCL1	IRQ5
20		P14	MTIOC3A/MTCLKA/TMRI2	CTS1#/RTS1#/SS1#	IRQ4
21		PH3	TMC10		
22		PH2	TMRI0		IRQ1
23		PH1	TMO0		IRQ0
24		PH0			CACREF
25		P55	MTIOC4D/TMO3		
26		P54	MTIOC4B/TMCI1		
27		PC7	MTIOC3A/TMO2/MTCLKB	TXD8/SMOSI8/SSDA8/MISOA	CACREF
28		PC6	MTIOC3C/MTCLKA/TMCI2	RXD8/SMISO8/SSCL8/MOSIA	
29		PC5	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA	
30		PC4	MTIOC3D/MTCLKC/TMCI1/ POE0#	SCK5/CTS8#/RTS8#/SS8#/ SSLA0	
31		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5	
32		PC2	MTIOC4B	RXD5/SMISO5/SSCL5/SSLA3	
33		PB7	MTIOC3B	TXD9/SMOSI9/SSDA9	
34		PB6	MTIOC3D	RXD9/SMISO9/SSCL9	
35		PB5	MTIOC2A/MTIOC1B/TMRI1/ POE1#	SCK9	
36		PB3	MTIOC0A/MTIOC4A/TMO0/ POE3#	SCK6	
37		PB1	MTIOC0C/MTIOC4C/TMCI0	TXD6/SMOSI6/SSDA6	IRQ4-DS
38	VCC				
39		PB0	MTIC5W	RXD6/SMISO6/SSCL6/RSPCKA	
40	VSS				
41		PA6	MTIC5V/MTCLKB/TMCI3/ POE2#	CTS5#/RTS5#/SS5#/MOSIA	
42		PA4	MTIC5U/MTCLKA/TMRI0	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5-DS/CVREFB1
43		PA3	MTIOC0D/MTCLKD	RXD5/SMISO5/SSCL5	IRQ6-DS/CMPB1

2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen general-purpose registers (R0 to R15). R1 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of four, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

(2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

(3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

(5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

(6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

(7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

2.3 Register Associated with DSP Instructions

(1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.

Table 4.1 List of I/O Registers (Address Order) (3 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 3032h	BSC	CS3 mode register	CS3MOD	16	16	1, 2 BCLK	
0008 3034h	BSC	CS3 wait control register 1	CS3WCR1	32	32	1, 2 BCLK	
0008 3038h	BSC	CS3 wait control register 2	CS3WCR2	32	32	1, 2 BCLK	
0008 3802h	BSC	CS0 control register	CS0CR	16	16	1, 2 BCLK	
0008 380Ah	BSC	CS0 recovery cycle register	CS0REC	16	16	1, 2 BCLK	
0008 3812h	BSC	CS1 control register	CS1CR	16	16	1, 2 BCLK	
0008 381Ah	BSC	CS1 recovery cycle register	CS1REC	16	16	1, 2 BCLK	
0008 3822h	BSC	CS2 control register	CS2CR	16	16	1, 2 BCLK	
0008 382Ah	BSC	CS2 recovery cycle register	CS2REC	16	16	1, 2 BCLK	
0008 3832h	BSC	CS3 control register	CS3CR	16	16	1, 2 BCLK	
0008 383Ah	BSC	CS3 recovery cycle register	CS3REC	16	16	1, 2 BCLK	
0008 3880h	BSC	CS recovery cycle insertion enable register	CSRECEN	16	16	1, 2 BCLK	
0008 7010h	ICU	Interrupt request register 016	IR016	8	8	2 ICLK	
0008 7015h	ICU	Interrupt request register 021	IR021	8	8	2 ICLK	
0008 7017h	ICU	Interrupt request register 023	IR023	8	8	2 ICLK	
0008 701Bh	ICU	Interrupt request register 027	IR027	8	8	2 ICLK	
0008 701Ch	ICU	Interrupt request register 028	IR028	8	8	2 ICLK	
0008 701Dh	ICU	Interrupt request register 029	IR029	8	8	2 ICLK	
0008 701Eh	ICU	Interrupt request register 030	IR030	8	8	2 ICLK	
0008 701Fh	ICU	Interrupt request register 031	IR031	8	8	2 ICLK	
0008 7020h	ICU	Interrupt request register 032	IR032	8	8	2 ICLK	
0008 7021h	ICU	Interrupt request register 033	IR033	8	8	2 ICLK	
0008 7022h	ICU	Interrupt request register 034	IR034	8	8	2 ICLK	
0008 702Ch	ICU	Interrupt request register 044	IR044	8	8	2 ICLK	
0008 702Dh	ICU	Interrupt request register 045	IR045	8	8	2 ICLK	
0008 702Eh	ICU	Interrupt request register 046	IR046	8	8	2 ICLK	
0008 702Fh	ICU	Interrupt request register 047	IR047	8	8	2 ICLK	
0008 7039h	ICU	Interrupt request register 057	IR057	8	8	2 ICLK	
0008 703Ah	ICU	Interrupt request register 058	IR058	8	8	2 ICLK	
0008 703Bh	ICU	Interrupt request register 059	IR059	8	8	2 ICLK	
0008 703Fh	ICU	Interrupt request register 063	IR063	8	8	2 ICLK	
0008 7040h	ICU	Interrupt request register 064	IR064	8	8	2 ICLK	
0008 7041h	ICU	Interrupt request register 065	IR065	8	8	2 ICLK	
0008 7042h	ICU	Interrupt request register 066	IR066	8	8	2 ICLK	
0008 7043h	ICU	Interrupt request register 067	IR067	8	8	2 ICLK	
0008 7044h	ICU	Interrupt request register 068	IR068	8	8	2 ICLK	
0008 7045h	ICU	Interrupt request register 069	IR069	8	8	2 ICLK	
0008 7046h	ICU	Interrupt request register 070	IR070	8	8	2 ICLK	
0008 7047h	ICU	Interrupt request register 071	IR071	8	8	2 ICLK	
0008 7058h	ICU	Interrupt request register 088	IR088	8	8	2 ICLK	
0008 7059h	ICU	Interrupt request register 089	IR089	8	8	2 ICLK	
0008 705Ch	ICU	Interrupt request register 092	IR092	8	8	2 ICLK	
0008 705Dh	ICU	Interrupt request register 093	IR093	8	8	2 ICLK	
0008 7066h	ICU	Interrupt request register 102	IR102	8	8	2 ICLK	
0008 7067h	ICU	Interrupt request register 103	IR103	8	8	2 ICLK	
0008 706Ah	ICU	Interrupt request register 106	IR106	8	8	2 ICLK	
0008 706Bh	ICU	Interrupt request register 107	IR107	8	8	2 ICLK	
0008 7072h	ICU	Interrupt request register 114	IR114	8	8	2 ICLK	
0008 7073h	ICU	Interrupt request register 115	IR115	8	8	2 ICLK	
0008 7074h	ICU	Interrupt request register 116	IR116	8	8	2 ICLK	
0008 7075h	ICU	Interrupt request register 117	IR117	8	8	2 ICLK	

Table 4.1 List of I/O Registers (Address Order) (8 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 71D0h	ICU	DTC activation enable register 208	DTCER208	8	8	2 ICLK	
0008 71D3h	ICU	DTC activation enable register 211	DTCER211	8	8	2 ICLK	
0008 71D4h	ICU	DTC activation enable register 212	DTCER212	8	8	2 ICLK	
0008 71D7h	ICU	DTC activation enable register 215	DTCER215	8	8	2 ICLK	
0008 71D8h	ICU	DTC activation enable register 216	DTCER216	8	8	2 ICLK	
0008 71DBh	ICU	DTC activation enable register 219	DTCER219	8	8	2 ICLK	
0008 71DCh	ICU	DTC activation enable register 220	DTCER220	8	8	2 ICLK	
0008 71DFh	ICU	DTC activation enable register 223	DTCER223	8	8	2 ICLK	
0008 71E0h	ICU	DTC activation enable register 224	DTCER224	8	8	2 ICLK	
0008 71E3h	ICU	DTC activation enable register 227	DTCER227	8	8	2 ICLK	
0008 71E4h	ICU	DTC activation enable register 228	DTCER228	8	8	2 ICLK	
0008 71E7h	ICU	DTC activation enable register 231	DTCER231	8	8	2 ICLK	
0008 71E8h	ICU	DTC activation enable register 232	DTCER232	8	8	2 ICLK	
0008 71EBh	ICU	DTC activation enable register 235	DTCER235	8	8	2 ICLK	
0008 71ECh	ICU	DTC activation enable register 236	DTCER236	8	8	2 ICLK	
0008 71EFh	ICU	DTC activation enable register 239	DTCER239	8	8	2 ICLK	
0008 71F0h	ICU	DTC activation enable register 240	DTCER240	8	8	2 ICLK	
0008 71F7h	ICU	DTC activation enable register 247	DTCER247	8	8	2 ICLK	
0008 71F8h	ICU	DTC activation enable register 248	DTCER248	8	8	2 ICLK	
0008 71FBh	ICU	DTC activation enable register 251	DTCER251	8	8	2 ICLK	
0008 71FCh	ICU	DTC activation enable register 252	DTCER252	8	8	2 ICLK	
0008 7202h	ICU	Interrupt request enable register 02	IER02	8	8	2 ICLK	
0008 7203h	ICU	Interrupt request enable register 03	IER03	8	8	2 ICLK	
0008 7204h	ICU	Interrupt request enable register 04	IER04	8	8	2 ICLK	
0008 7205h	ICU	Interrupt request enable register 05	IER05	8	8	2 ICLK	
0008 7207h	ICU	Interrupt request enable register 07	IER07	8	8	2 ICLK	
0008 7208h	ICU	Interrupt request enable register 08	IER08	8	8	2 ICLK	
0008 720Bh	ICU	Interrupt request enable register 0B	IER0B	8	8	2 ICLK	
0008 720Ch	ICU	Interrupt request enable register 0C	IER0C	8	8	2 ICLK	
0008 720Dh	ICU	Interrupt request enable register 0D	IER0D	8	8	2 ICLK	
0008 720Eh	ICU	Interrupt request enable register 0E	IER0E	8	8	2 ICLK	
0008 720Fh	ICU	Interrupt request enable register 0F	IER0F	8	8	2 ICLK	
0008 7210h	ICU	Interrupt request enable register 10	IER10	8	8	2 ICLK	
0008 7211h	ICU	Interrupt request enable register 11	IER11	8	8	2 ICLK	
0008 7212h	ICU	Interrupt request enable register 12	IER12	8	8	2 ICLK	
0008 7213h	ICU	Interrupt request enable register 13	IER13	8	8	2 ICLK	
0008 7214h	ICU	Interrupt request enable register 14	IER14	8	8	2 ICLK	
0008 7215h	ICU	Interrupt request enable register 15	IER15	8	8	2 ICLK	
0008 7216h	ICU	Interrupt request enable register 16	IER16	8	8	2 ICLK	
0008 7217h	ICU	Interrupt request enable register 17	IER17	8	8	2 ICLK	
0008 7218h	ICU	Interrupt request enable register 18	IER18	8	8	2 ICLK	
0008 7219h	ICU	Interrupt request enable register 19	IER19	8	8	2 ICLK	
0008 721Ah	ICU	Interrupt request enable register 1A	IER1A	8	8	2 ICLK	
0008 721Bh	ICU	Interrupt request enable register 1B	IER1B	8	8	2 ICLK	
0008 721Ch	ICU	Interrupt request enable register 1C	IER1C	8	8	2 ICLK	
0008 721Dh	ICU	Interrupt request enable register 1D	IER1D	8	8	2 ICLK	
0008 721Eh	ICU	Interrupt request enable register 1E	IER1E	8	8	2 ICLK	
0008 721Fh	ICU	Interrupt request enable register 1F	IER1F	8	8	2 ICLK	
0008 72E0h	ICU	Software interrupt activation register	SWINTR	8	8	2 ICLK	
0008 72F0h	ICU	Fast interrupt set register	FIR	16	16	2 ICLK	
0008 7300h	ICU	Interrupt source priority register 000	IPR000	8	8	2 ICLK	

Table 4.1 List of I/O Registers (Address Order) (21 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 B11Dh	ELC	Event link setting register 28	ELSR28	8	8	2, 3 PCLKB	2 ICLK
0008 B11Eh	ELC	Event link setting register 29	ELSR29	8	8	2, 3 PCLKB	2 ICLK
0008 B11Fh	ELC	Event link option setting register A	ELOPA	8	8	2, 3 PCLKB	2 ICLK
0008 B120h	ELC	Event link option setting register B	ELOPB	8	8	2, 3 PCLKB	2 ICLK
0008 B121h	ELC	Event link option setting register C	ELOPC	8	8	2, 3 PCLKB	2 ICLK
0008 B122h	ELC	Event link option setting register D	ELOPD	8	8	2, 3 PCLKB	2 ICLK
0008 B123h	ELC	Port group setting register 1	PGR1	8	8	2, 3 PCLKB	2 ICLK
0008 B124h	ELC	Port group setting register 2	PGR2	8	8	2, 3 PCLKB	2 ICLK
0008 B125h	ELC	Port group control register 1	PGC1	8	8	2, 3 PCLKB	2 ICLK
0008 B126h	ELC	Port group control register 2	PGC2	8	8	2, 3 PCLKB	2 ICLK
0008 B127h	ELC	Port buffer register 1	PDBF1	8	8	2, 3 PCLKB	2 ICLK
0008 B128h	ELC	Port buffer register 2	PDBF2	8	8	2, 3 PCLKB	2 ICLK
0008 B129h	ELC	Event link port setting register 0	PEL0	8	8	2, 3 PCLKB	2 ICLK
0008 B12Ah	ELC	Event link port setting register 1	PEL1	8	8	2, 3 PCLKB	2 ICLK
0008 B12Bh	ELC	Event link port setting register 2	PEL2	8	8	2, 3 PCLKB	2 ICLK
0008 B12Ch	ELC	Event link port setting register 3	PEL3	8	8	2, 3 PCLKB	2 ICLK
0008 B12Dh	ELC	Event link software event generation register	ELSEGR	8	8	2, 3 PCLKB	2 ICLK
0008 B300h	SCI12	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK
0008 B301h	SCI12	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK
0008 B302h	SCI12	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK
0008 B303h	SCI12	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK
0008 B304h	SCI12	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK
0008 B305h	SCI12	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK
0008 B306h	SCI12	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK
0008 B307h	SCI12	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK
0008 B308h	SCI12	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK
0008 B309h	SCI12	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK
0008 B30Ah	SCI12	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK
0008 B30Bh	SCI12	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK
0008 B30Ch	SCI12	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK
0008 B30Dh	SCI12	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK
0008 B320h	SCI12	Extended serial mode enable register	ESMER	8	8	2, 3 PCLKB	2 ICLK
0008 B321h	SCI12	Control register 0	CR0	8	8	2, 3 PCLKB	2 ICLK
0008 B322h	SCI12	Control register 1	CR1	8	8	2, 3 PCLKB	2 ICLK
0008 B323h	SCI12	Control register 2	CR2	8	8	2, 3 PCLKB	2 ICLK
0008 B324h	SCI12	Control register 3	CR3	8	8	2, 3 PCLKB	2 ICLK
0008 B325h	SCI12	Port control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 B326h	SCI12	Interrupt control register	ICR	8	8	2, 3 PCLKB	2 ICLK
0008 B327h	SCI12	Status register	STR	8	8	2, 3 PCLKB	2 ICLK
0008 B328h	SCI12	Status clear register	STCR	8	8	2, 3 PCLKB	2 ICLK
0008 B329h	SCI12	Control Field 0 data register	CF0DR	8	8	2, 3 PCLKB	2 ICLK
0008 B32Ah	SCI12	Control Field 0 compare enable register	CF0CR	8	8	2, 3 PCLKB	2 ICLK
0008 B32Bh	SCI12	Control Field 0 receive data register	CF0RR	8	8	2, 3 PCLKB	2 ICLK
0008 B32Ch	SCI12	Primary control field 1 data register	PCF1DR	8	8	2, 3 PCLKB	2 ICLK
0008 B32Dh	SCI12	Secondary control field 1 data register	SCF1DR	8	8	2, 3 PCLKB	2 ICLK
0008 B32Eh	SCI12	Control field 1 compare enable register	CF1CR	8	8	2, 3 PCLKB	2 ICLK
0008 B32Fh	SCI12	Control field 1 receive data register	CF1RR	8	8	2, 3 PCLKB	2 ICLK
0008 B330h	SCI12	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK
0008 B331h	SCI12	Timer mode register	TMR	8	8	2, 3 PCLKB	2 ICLK
0008 B332h	SCI12	Timer prescaler register	TPRE	8	8	2, 3 PCLKB	2 ICLK
0008 B333h	SCI12	Timer count register	TCNT	8	8	2, 3 PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (25 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 C080	PORT0	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C082h	PORT1	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C083h	PORT1	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C084h	PORT2	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C085h	PORT2	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C086h	PORT3	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C087h	PORT3	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C08Ch	PORT6	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C08Eh	PORT7	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C08Fh	PORT7	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C090h	PORT8	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C092h	PORT9	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C094h	PORTA	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C095h	PORTA	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C096h	PORTB	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C097h	PORTB	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C098h	PORTC	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C099h	PORTC	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C09Ch	PORTE	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C09Dh	PORTE	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C0A6h	PORTK	Open drain control register 0	ODR0	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C0A7h	PORTK	Open drain control register 1	ODR1	8	8, 16	2, 3 PCLKB	2 ICLK
0008 C0C0h	PORT0	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C1h	PORT1	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C2h	PORT2	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C3h	PORT3	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C4h	PORT4	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C5h	PORT5	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C6h	PORT6	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C7h	PORT7	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C8h	PORT8	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0C9h	PORT9	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0CAh	PORTA	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0CBh	PORTB	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0CCh	PORTC	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0CDh	PORTD	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0CEh	PORTE	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0CFh	PORTF	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0D1h	PORTH	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0D2h	PORTJ	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0D3h	PORTK	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0D4h	PORTL	Pull-up control register	PCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E0h	PORT0	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E1h	PORT1	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E2h	PORT2	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E3h	PORT3	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E5h	PORT5	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E6h	PORT6	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E7h	PORT7	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E8h	PORT8	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK
0008 C0E9h	PORT9	Drive capacity control register	DSCR	8	8	2, 3 PCLKB	2 ICLK




Figure 5.7 Voltage Dependency in Deep Software Standby Mode (DEEPCUT1 Bit = 1) (Reference Data) for Chip Version A




Figure 5.8 Temperature Dependency in Deep Software Standby Mode (DEEPCUT1 Bit = 1) (Reference Data) for Chip Version A

- Note 5. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 6. This is the increase if data is programmed to or erasing from the ROM or E2 DataFlash during program execution.
- Note 7. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 8. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 9. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 10. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 11. Value when the main clock continues oscillating at 12.5 MHz.




Figure 5.15 Voltage Dependency in Deep Software Standby Mode (DEEPCUT1 Bit = 1) (Reference Data) for Chip Version C




Figure 5.16 Temperature Dependency in Deep Software Standby Mode (DEEPCUT1 Bit = 1) (Reference Data) for Chip Version C

Item					Symbol	Typ.	Max.	Unit	Test Conditions	
Supply current* ¹	Low-speed operating mode 1	Normal operating mode	No peripheral operation* ⁷	ICLK = 8 MHz	I_{CC}	2	—	mA		
				ICLK = 4 MHz		1.6	—			
				ICLK = 2 MHz		1.5	—			
			All peripheral operation: Normal* ⁸	ICLK = 8 MHz		6	—			
				ICLK = 4 MHz		3.8	—			
				ICLK = 2 MHz		2.8	—			
			All peripheral operation: Max.* ⁸	ICLK = 8 MHz		—	12			
				ICLK = 4 MHz		—	—			
				ICLK = 2 MHz		—	—			
			Sleep mode	No peripheral operation		1.5	—			
				ICLK = 8 MHz		1.4	—			
				ICLK = 2 MHz		1.3	—			
			All peripheral operation: Normal	ICLK = 8 MHz		3.6	—			
				ICLK = 4 MHz		2.7	—			
				ICLK = 2 MHz		2.2	—			
			All-module clock stop mode			1.4	—			
			ICLK = 4 MHz	1.3		—				
			ICLK = 2 MHz	1.2		—				
	Low-speed operating mode 2	Normal operating mode	No peripheral operation* ⁹	ICLK = 32 kHz		0.021	—			
				ICLK = 32 kHz		0.05	—			
			All peripheral operation: Normal* ¹⁰	ICLK = 32 kHz		—	3* ¹¹			
			Sleep mode	No peripheral operation		0.017	—			
				All peripheral operation: Normal		0.034	—			
			All-module clock stop mode			0.016	—			

- Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.
- Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL and the VCO oscillation frequency is 64 MHz. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 3. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 4. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL and the VCO oscillation frequency is 64 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 5. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 6. This is the increase if data is programmed to or erasing from the ROM or E2 DataFlash during program execution.
- Note 7. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 8. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 9. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are set to divided by 64.
- Note 10. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 11. Value when the main clock continues oscillating at 12.5 MHz.




Figure 5.33 Voltage Dependency in Deep Software Standby Mode (DEEPCUT1 Bit = 1) (Reference Data) for Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins




Figure 5.34 Temperature Dependency in Deep Software Standby Mode (DEEPCUT1 Bit = 1) (Reference Data) for Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins




Figure 5.59 BCLK Pin Output Timing




Figure 5.60 EXTAL External Clock Input Timing




Figure 5.61 Main Clock Oscillation Start Timing




Figure 5.62 LOCO Clock Oscillation Start Timing

[Chip version B]

Table 5.47 Timing of Recovery from Low Power Consumption ModesConditions: VCC = AVCC0 = 1.62 to 5.5 V, VSS = AVSS0 = VREFL = VREFLO = 0 V, T_a = -40 to +105°C

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions		
Recovery time after cancellation of software standby mode (HOCO power supplied) (SOFTCUT[2:0] bits = 000b) ^{*1}	Crystal resonator connected to main clock oscillator ^{*2}	Main clock oscillator operating	t _{SBYMC}	—	3	—	ms	Figure 5.72		
		Main clock oscillator and PLL circuit operating	t _{SBYPC}	—	3.5	—	ms			
	External clock input to main clock oscillator	Main clock oscillator operating	t _{SBYEX}	10	—	—	μs			
		Main clock oscillator and PLL circuit operating	t _{SBYPE}	0.5	—	—	ms			
	Sub-clock oscillator operating		t _{SBYSC}	2 ^{*3}	—	—	s			
	HOCO clock oscillator operating		t _{SBYHO}	—	—	500	μs			
Recovery time after cancellation of software standby mode (HOCO power not supplied) (SOFTCUT[2:0] bits = 110b) ^{*1}	Crystal resonator connected to main clock oscillator ^{*2}	Main clock oscillator operating	t _{SBYMC}	—	3	—	ms	Figure 5.72		
		Main clock oscillator and PLL circuit operating	t _{SBYPC}	—	3.5	—	ms			
	External clock input to main clock oscillator	Main clock oscillator operating	t _{SBYEX}	40	—	—	μs			
		Main clock oscillator and PLL circuit operating	t _{SBYPE}	0.5	—	—	ms			
	Sub-clock oscillator operating		t _{SBYSC}	2 ^{*3}	—	—	s			
	HOCO clock oscillator operating		t _{SBYHO}	—	—	1.2	ms			
Recovery time after cancellation of deep software standby mode			t _{DSBY}	—	—	8	ms	Figure 5.73		
Wait time after cancellation of deep software standby mode			t _{DSBYWT}	—	—	0.8	ms			

Note 1. The recovery time varies depending on the state of each oscillator when the WAIT instruction is executed. The recovery time when multiple oscillators are operating varies depending on the operating state of the oscillators that are not selected as the system clock source, and depends on the time set in the wait control registers corresponding to the oscillators.

Note 2. The indicated value is measured for an 8 MHz crystal resonator.

Note 3. When RCR3.RTCEN = 1, the time will be the time set in the SOSCWT register minus 2 s.




Figure 5.78 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)




Figure 5.79 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)

[Chip versions A and C]

Table 5.82 E2 DataFlash Characteristics (3)
: high-speed operating mode, middle-speed operating mode 1A

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH = VREFH0 = AVCC0, VSS = AVSS0 = VREFL = VREFL0 = 0 V

Temperature range for the programming/erasure operation: T_a = -40 to +105°C

Item	Symbol	FCLK = 4 MHz			FCLK = 32 MHz			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time when N _{DPEC} ≤ 100 times	2 bytes	t _{DP2}	—	0.40	4.4	—	0.16	2.0	ms
	8 bytes	t _{DP8}	—	0.45	5.1	—	0.17	2.2	
Programming time when N _{DPEC} > 100 times	2 bytes	t _{DP2}	—	0.62	6.4	—	0.25	3.0	ms
	8 bytes	t _{DP8}	—	0.69	7.5	—	0.26	3.2	
Erasure time when N _{DPEC} ≤ 100 times	128 bytes	t _{DE128}	—	5.6	27.1	—	2.8	8	ms
Erasure time when N _{DPEC} > 100 times	128 bytes	t _{DE128}	—	6.8	45.1	—	3.4	12	ms
Blank check time	2 bytes	t _{DBC2}	—	—	98	—	—	35	μs
	2 Kbytes	t _{DBC2K}	—	—	16	—	—	2.5	ms
Suspend delay time during programming (in programming/erasure priority mode)	t _{DSPD}	—	—	0.9	—	—	0.8	ms	
First suspend delay time during programming (in suspend priority mode)	t _{DSPSD1}	—	—	220	—	—	120	μs	
Second suspend delay time during programming (in suspend priority mode)	t _{DPSD2}	—	—	0.9	—	—	0.8	ms	
Suspend delay time during erasing (in programming/erasure priority mode)	t _{DSED}	—	—	0.9	—	—	0.8	ms	
First suspend delay time during erasing (in suspend priority mode)	t _{DSESD1}	—	—	220	—	—	120	μs	
Second suspend delay time during erasing (in suspend priority mode)	t _{DSESD2}	—	—	0.9	—	—	0.8	ms	

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.
When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.