

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 5.5V
Data Converters	A/D 14x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52106bdfn-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1.1 How to Read the Product Part No., Memory Capacity, and Package Type




Figure 1.7 Pin Assignments of the 80-Pin LQFP



Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TMR, POE)	Communications (SCIc, SCId, RSPI, RIIC)	Others
81		PB4	A12	TIOCA4	CTS9#/RTS9#/SS9#	
82		PB3	A11	MTIOC0A/MTIOC4A/ TMO0/POE3#/ TIOCD3/TCLKD	SCK4/SCK6	
83		PB2	A10	TIOCC3/TCLKC	CTS4#/RTS4#/SS4#/ CTS6#/RTS6#/SS6#	
84		PB1	A9	MTIOC0C/MTIOC4C/ TMCI0/TIOCB3	TXD4/SMOSI4/SSDA4/ TXD6/SMOSI6/SSDA6	IRQ4-DS
85		P72				
86		P71				
87		PB0	A8	MTIC5W/TIOCA3	RXD4/SMISO4/SSCL4/ RXD6/SMISO6/SSCL6/ RSPCKA	
88		PA7	A7	TIOCB2	MISOA	
89		PA6	A6	MTIC5V/MTCLKB/ TMCI3/POE2#/TIOCA2	CTS5#/RTS5#/SS5#/ MOSIA/	
90		PA5	A5	TIOCB1	RSPCKA	
91	VCC					
92		PA4	A4	MTIC5U/MTCLKA/ TMRI0/TIOCA1	TXD5/SMOSI5/SSDA5/ SSLA0	IRQ5-DS/CVREFB
93	VSS					
94		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB	RXD5/SMISO5/SSCL5	IRQ6-DS/CMPB1
95		PA2	A2		RXD5/SMISO5/SSCL5/ SSLA3	
96		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0	SCK5/SSLA2	CVREFA
97		PA0	A0/BC0#	MTIOC4A/TIOCA0	SSLA1	CACREF
98		P67				
99		P66				
100		P65				
101		PE7	D15[A15/D15]			IRQ7/AN015
102		PE6	D14[A14/D14]		CTS4#/RTS4#/SS4#	IRQ6/AN014
103		PK5			TXD4/SMOSI4/SSDA4	
104		P70			SCK4	
105		PK4			RXD4/SMISO4/SSCL4	
106		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B		IRQ5/AN013
107		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A		AN012/CMPA2
108		PE3	D11[A11/D11]	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#	AN011/CMPA1
109		PE2	D10[A10/D10]	MTIOC4A	RXD12/RXDX12/ SMISO12/SSCL12	IRQ7-DS/AN010/ CVREFB0
110		PE1	D9[A9/D9]	MTIOC4C	TXD12/TXDX12/SIOX12/ SMOSI12/SSDA12	AN009/CMPB0
111		PE0	D8[A8/D8]		SCK12	AN008
112		P64				
113		P63				
114		P62			0700 // 0706 // 0706 //	
115		P61			CTS9#/RTS9#/SS9#	
116		PK3			RXD9/SMISO9/SSCL9	
117		P60			SCK9	
118		PK2	D-11-7		TXD9/SMOSI9/SSDA9	12.07
119		PD7	D7[A7/D7]	MTIC5U/POE0#		IRQ7
120		PD6	D6[A6/D6]	MTIC5V/POE1#		IRQ6
121		PD5	D5[A5/D5]	MTIC5W/POE2#		IRQ5

Table 1.10	List of Pins and Pin Functions (144-Pin LQFP) (3 / 4)
------------	---



Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TMR, POE)	Communications (SCIc, SCId, RSPI, RIIC)	Others
45		PB3	MTIOC0A/MTIOC4A/TMO0/ POE3#	SCK6	
46		PB2		CTS6#/RTS6#/SS6#	
47		PB1	MTIOC0C/MTIOC4C/TMCI0	TXD6/SMOSI6/SSDA6	IRQ4-DS
48	VCC				
49		PB0	MTIC5W	RXD6/SMISO6/SSCL6/RSPCKA	
50	VSS				
51		PA6	MTIC5V/MTCLKB/TMCI3/ POE2#	CTS5#/RTS5#/SS5#/MOSIA	
52		PA5		RSPCKA	
53		PA4	MTIC5U/MTCLKA/TMRI0	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5-DS/CVREFB1
54		PA3	MTIOC0D/MTCLKD	RXD5/SMISO5/SSCL5	IRQ6-DS/CMPB1
55		PA2		RXD5/SMISO5/SSCL5/SSLA3	
56		PA1	MTIOC0B/MTCLKC	SCK5/SSLA2	CVREFA
57		PA0	MTIOC4A	SSLA1	CACREF
58		PE5	MTIOC4C/MTIOC2B		IRQ5/AN013
59		PE4	MTIOC4D/MTIOC1A		AN012/CMPA2
60		PE3	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#	AN011/CMPA1
61		PE2	MTIOC4A	RXD12/RXDX12/SMISO12/ SSCL12	IRQ7-DS/AN010/ CVREFB0
62		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/ SMOSI12/SSDA12	AN009/CMPB0
63		PE0		SCK12	AN008
64		PD2	MTIOC4D		IRQ2
65		PD1	MTIOC4B		IRQ1
66		PD0			IRQ0
67		P47			AN007
68		P46			AN006
69		P45			AN005
70		P44			AN004
71		P43			AN003
72		P42			AN002
73		P41			AN001
74	VREFL0				
75		P40			AN000
76	VREFH0				
77	AVCC0				
78		P07			ADTRG0#
79	AVSS0				
80		P05			DA1

 Table 1.13
 List of Pins and Pin Functions (80-Pin LQFP) (2 / 2)

Note: • Pin names to which –DS is appended are for pins that can be used to trigger release from deep software standby mode.




3. Address Space

3.1 Address Space

This LSI has a 4-Gbyte address space, consisting of the range of addresses from 0000 0000h to FFFF FFFFh. That is, linear access to an address space of up to 4 Gbytes is possible, and this contains both program and data areas. Figure 3.1 shows the memory maps in the respective operating modes. Accessible areas will differ according to the operating mode and states of control bits.





Note 1. The address space in boot mode and user boot mode is the same as the address space in single-chip mode. Note 2. The capacity of ROM/RAM differs depending on the products.

	ROM (bytes)	RAM (bytes)			
Capacity	Address	Capacity	Address		
1 M	FFF0 0000h to FFFF FFFFh	96 K	0000 0000h to 0001 7FFh		
768 K	FFF4 0000h to FFFF FFFFh				
512 K	FFF8 0000h to FFFF FFFFh	64 K	0000 0000h to 0000 FFFFh		
384 K	FFFA 0000h to FFFF FFFFh				
256 K	FFFC 0000h to FFFF FFFFh	32 K	0000 0000h to 0000 7FFFh		
128 K	FFFE 0000h to FFFF FFFFh	20 K	0000 0000h to 0000 4FFFh		
96 K	FFFE 8000h to FFFF FFFFh	16 K	0000 0000h to 0000 3FFFh		
64 K	FFFF 0000h to FFFF FFFFh	12 K	0000 0000h to 0000 2FFFh		

Note:•See Table 1.3 to Table 1.7 List of Products, for the product type name.

Note 3. Reserved areas should not be accessed.

Figure 3.1 Memory Map in Each Operating Mode



						Number of A	ccess Cycles
Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 C042h	PORT2	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C043h	PORT3	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C044h	PORT4	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C045h	PORT5	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C046h	PORT6	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C047h	PORT7	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C048h	PORT8	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C049h	PORT9	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Ah	PORTA	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Bh	PORTB	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing

Table 4.1 List of I/O Registers (Address Order) (23 / 29)



						Number of Access Cycles	
Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 C04Ch	PORTC	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Dh	PORTD	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Eh	PORTE	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Fh	PORTF	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C051h	PORTH	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C052h	PORTJ	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C053h	PORTK	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK
0008 C054h	PORTL	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK
0008 C060h	PORT0	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C061h	PORT1	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C062h	PORT2	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C063h	PORT3	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C064h	PORT4	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C065h	PORT5	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C066h	PORT6	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C067h	PORT7	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C068h	PORT8	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C069h	PORT9	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Ah	PORTA	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Bh	PORTB	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Ch	PORTC	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Dh	PORTD	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Eh	PORTE	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Fh	PORTF	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C071h	PORTH	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C072h	PORTJ	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C073h	PORTK	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
			PMR				

Table 4.1 List of I/O Registers (Address Order) (24 / 29)






Figure 5.9 Voltage Dependency in High-Speed Operating Mode (Reference Data) for Chip Version C




Figure 5.10 Voltage Dependency in Middle-Speed Operating Modes 1A and 1B (Reference Data) for Chip Version C

		Item			Symbol	Тур.	Max.	Unit	Test Conditions
Supply	Low-speed	Normal	No peripheral	ICLK = 8 MHz	I _{CC}	2		mA	
current*1	operating mode	operating mode	operation*7	ICLK = 4 MHz		1.6			
				ICLK = 2 MHz		1.5			
			All peripheral	ICLK = 8 MHz		6 —	_		
			operation: Normal* ⁸	ICLK = 4 MHz		3.8	_		
				ICLK = 2 MHz		2.8			
			All peripheral	ICLK = 8 MHz			12		
			operation: Max.*8	ICLK = 4 MHz					
				ICLK = 2 MHz					
		No peripheral	ICLK = 8 MHz		1.5				
			operation	ICLK = 4 MHz		1.4			
	All peripheral operation: Normal			ICLK = 2 MHz		1.3	-		
			ICLK = 8 MHz	3.6 2.7	3.6				
			ICLK = 4 MHz		-				
				ICLK = 2 MHz		2.2	-		
		All-module clock	stop mode	ICLK = 8 MHz	1.4	1.4	_		
				ICLK = 4 MHz		1.3			
				ICLK = 2 MHz		1.2	_		
	Low-speed operating mode	Normal operating mode	No peripheral operation*9	ICLK = 32 kHz		0.021	—		
	2		All peripheral operation: Normal* ¹⁰	ICLK = 32 kHz		0.05	_		
			All peripheral operation: Max.* ¹⁰	ICLK = 32 kHz	-	_	3* ¹¹		
	Sleep mode No peripheral operation	No peripheral operation	ICLK = 32 kHz		0.017	—			
			All peripheral operation: Normal	ICLK = 32 kHz		0.034			
		All-module clock	stop mode			0.016	_		

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL and the VCO oscillation frequency is 64 MHz. BCLK, FCLK, and PCLK are set to divided by 64.

Note 3. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are set to divided by 64.

- Note 4. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL and the VCO oscillation frequency is 64 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
- Note 5. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 6. This is the increase if data is programmed to or erasing from the ROM or E2 DataFlash during program execution.

Note 7. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are set to divided by 64.

Note 8. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 9. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are set to divided by 64.

Note 10. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 11. Value when the main clock continues oscillating at 12.5 MHz.






Figure 5.19 Voltage Dependency in Middle-Speed Operating Modes 2A and 2B (Reference Data) for Chip Version B with 256 Kbytes or Less of Flash Memory and 48 to 100 Pins




Figure 5.20 Voltage Dependency in Low-Speed Operating Mode 1 (Reference Data) for Chip Version B with 256 Kbytes or Less of Flash Memory and 48 to 100 Pins





Figure 5.26 Voltage Dependency in High-Speed Operating Mode (Reference Data) for Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins



jure 5.27 Voltage Dependency in Middle-Speed Operating Modes 1A and 1B (Reference Data) Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins






Figure 5.31 Voltage Dependency in Software Standby Mode (SOFTCUT[2:0] Bits = 110b) (Reference Data) for Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins










Figure 5.47 VOH/VOL and IOH/IOL Temperature Characteristics at VCC = 2.7 V when Normal Output is Selected (Reference Data)

[Chip version B]

Table 5.39 Operation Frequency Value (Low-Speed Operating Mode 1)

Conditions: VCC = AVCC0 = 1.62 to 5.5 V, VSS = AVSS0 = VREFL = VREFL0 = 0 V, $T_a = -40$ to +105°C

	ltem	Symbol		VCC		Unit
	nem	Symbol	1.62 to 1.8 V	1.8 to 2.7 V	2.7 to 5.5 V	Onit
Maximum operating	System clock (ICLK)	f _{max}	2	4	8	MHz
frequency	FlashIF clock (FCLK)*1		2	4	8	
	Peripheral module clock (PCLKB)		2	4	8	
	Peripheral module clock (PCLKD)*2		2	4	8	
	External bus clock (BCLK)		2	4	8	
	BCLK pin output		2	4	8	

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The lower-limit frequency of PCLKD is 1 MHz when the A/D converter is in use.

[Chip versions A, B, and C]

Table 5.40 Operation Frequency Value (Low-Speed Operating Mode 2)

Conditions: VCC = AVCC0 = 1.62 to 5.5 V, VSS = AVSS0 = VREFL=VREFL0 = 0 V, $T_a = -40$ to +105°C

	Item			Unit		
			1.62 to 1.8 V	1.8 to 2.7 V	2.7 to 5.5 V	Onit
Maximum operating	System clock (ICLK)	f _{max}	32.768	32.768	32.768	kHz
frequency	FlashIF clock (FCLK)*1		32.768	32.768	32.768	
	Peripheral module clock (PCLKB)		32.768	32.768	32.768	
	Peripheral module clock (PCLKD)*2		32.768	32.768	32.768	
	External bus clock (BCLK)		32.768	32.768	32.768	
	BCLK pin output		32.768	32.768	32.768	

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.



Table 5.44 Clock Timing

Conditions: VCC = AVCC0 = 1.62 to 5.5 V, VSS = AVSS0 = VREFL = VREFL0 = 0 V, $T_a = -40$ to +105°C

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
EXTAL external clock input cycle time		t _{EXcyc}	50			ns	Figure 5.60
EXTAL external clock input high pulse width	l	t _{EXH}	20	_	_	ns	
EXTAL external clock input low pulse width	t _{EXL}	20	_	_	ns		
EXTAL external clock rising time		t _{EXr}	_	_	5	ns	
EXTAL external clock falling time		t _{EXf}	_	_	5	ns	
EXTAL external clock input wait time*1		t _{EXWT}	1	_	_	ms	
Main clock oscillator oscillation frequency*2		f _{MAIN}	1	_	20	MHz	
Main clock oscillation stabilization time (crys	stal)* ²	t _{MAINOSC}	_	3	_	ms	Figure 5.61
Main clock oscillation stabilization time (cera	amic resonator)*2	t _{MAINOSC}	—	50		μs	
Main clock oscillation stabilization wait time	(crystal)*2	t _{MAINOSCWT}	—	6	_	ms	
Main clock oscillation stabilization wait time	(ceramic resonator)*2	t _{MAINOSCWT}	—	100		μs	
LOCO clock cycle time		t _{cyc}	7.27	8	8.89	μs	
LOCO clock oscillation frequency*6		f _{LOCO}	112.5	125	137.5	kHz	
LOCO clock oscillation stabilization wait tim	e	t _{LOCOWT}	—	_	20	μs	Figure 5.62
HOCO clock oscillation frequency*7		f _{HOCO}	31.680	32	32.320	MHz	Ta = 0 to
			36.495	36.864	37.233		50°C
			39.600	40	40.400		
			49.500	50	50.500		
			31.520	32	32.480		Ta = -40 to
			36.311	36.864	37.417		105°C
			39.400	40	40.600		
			49.250	50	50.750		
HOCO clock oscillation stabilization time 1		t _{HOCO1}	—	_	300	μs	Figure 5.63
HOCO clock oscillation stabilization time 2		t _{HOCO2}	—	_	175	μs	Figure 5.64
HOCO clock oscillation stabilization wait tim	ie	t _{HOCOWT}	—		350	μs	Figure 5.64
HOCO clock power supply stabilization time)	t _{HOCOP}	—		350	μs	Figure 5.65
PLL input frequency		f _{PLLIN}	4	_	12.5	MHz	
PLL circuit oscillation frequency		f _{PLL}	50		100	MHz	
PLL clock oscillation stabilization time	PLL operation started	t _{PLL1}	_	_	500	μs	Figure 5.66
PLL clock oscillation stabilization wait time	after main clock oscillation has settled	t _{PLLWT1}	1.5		_	ms	
PLL clock oscillation stabilization time*4	PLL operation started	t _{PLL2}	—	3.5* ³	_	ms	Figure 5.67
PLL clock oscillation stabilization wait time*4	before main clock oscillation has settled	t _{PLLWT2}		7	_	ms	
PLL clock power supply stabilization time (for	or chip version B only)	t _{PLLPW}	—	—	30	μs	Figure 5.68
Sub-clock oscillator oscillation frequency		f _{SUB}	—	32.768	_	kHz	
Sub-clock oscillation stabilization time*5		t _{SUBOSC}	2	_	_	S	Figure 5.69
Sub-clock oscillation stabilization wait time*	t _{SUBOSCWT}	4	_		S	1	

Note 1. The time interval from the time P36 and P37 are configured for input and the main clock oscillator stopping bit (MOSCCR.MOSTP) is set to 0 (operating) until the clock becomes available.

Table 5.54 Bus Timing (Multiplexed Bus) (3)

Conditions: VCC = AVCC0 = 1.62 to 1.8 V, VSS = AVSS0 = VREFL = VREFL0 = 0 V, fBCLK ≤ 12 MHz (BCLK pin output frequency ≤ 6 MHz), $T_a = -40$ to +105°C, $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $I_{OH} = -0.5$ mA, $I_{OL} = 0.5$ mA, $C_L = 30$ pF When normal output is selected by the drive capacity register

Item	Symbol	Min.	Тур.	Max.	Unit
Address delay time	t _{AD}	_	125	ns	Figure 5.81 and
Byte control delay time	t _{BCD}	_	125	ns	Figure 5.82
CS# delay time	t _{CSD}	_	125	ns	
RD# delay time	t _{RSD}		125	ns	
ALE delay time	t _{ALED}	_	125	ns	
Read data setup time	t _{RDS}	85	—	ns	
Read data hold time	t _{RDH}	0	—	ns	
WR# delay time	t _{WRD}	_	125	ns	
Write data delay time	t _{WDD}	_	125	ns	
Write data hold time	t _{WDH}	0	_	ns	
WAIT# setup time	t _{WTS}	85	—	ns	Figure 5.80
WAIT# hold time	t _{WTH}	0	—	ns	



[Chip versions A and C] **Table 5.77 ROM (Flash Memory for Code Storage) Characteristics (4)** : middle-speed operating mode 1B

Conditions: VCC = AVCC0 = 1.62 to 3.6 V, VREFH = VREFH0 = AVCC0, VSS = AVSS0 = VREFL = VREFL0 = 0 V Temperature range for the programming/erasure operation: $T_a = -40$ to +105°C

Item		Cumple of	FCLK = 4 MHz				Linit			
		Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
Programming time when N _{PEC} ≤ 100 times	2 bytes	t _{P2}	—	0.69	6.0	—	0.30	3.5	ms	
	8 bytes	t _{P8}	_	0.69	6.0	—	0.30	3.5		
	128 bytes	t _{P128}	_	1.76	14.2	—	0.85	8.3		
Programming time when N _{PEC} > 100 times	2 bytes	t _{P2}	_	0.81	7.1	—	0.35	4.2	ms	
	8 bytes	t _{P8}	_	0.81	7.6	—	0.35	4.5		
	128 bytes	t _{P128}	_	1.99	17.5	—	0.96	10		
Erasure time when N _{PEC} ≤ 100 times	2 Kbytes	t _{E2K}	—	24.5	113.7	—	19.0	46	ms	
Erasure time when N _{PEC} > 100 times	2 Kbytes	t _{E2K}	_	29.8	225.8	—	23.2	90 (1000 times ≥ N _{PEC} > 100 times), 98 (10000 times ≥ N _{PEC} > 1000 times)	ms	
Suspend delay time during programming (in programming/erasure priority mode)		t _{SPD}	—		1.7	—		1.6	ms	
First suspend delay time during programming (in suspend priority mode)		t _{SPSD1}	—	_	220	—	_	120	μs	
Second suspend delay time during programming (in suspend priority mode)		t _{SPSD2}	—	_	1.7	—		1.6	ms	
Suspend delay time during erasing (in programming/erasure priority mode)		t _{SED}	—		1.7	_		1.6	ms	
First suspend delay time during erasing (in suspend priority mode)		t _{SESD1}	—	_	220	—		120	μs	
Second suspend delay time during erasing (in suspend priority mode)		t _{SESD2}	—		1.7	—		1.6	ms	
FCU reset time		t _{FCUR}	20 µs or longer and FCLK × 6 or greater		—	20 µs or longer and FCLK × 6 or greater	—	_	μs	

Note 1. The operating frequency is 20 MHz (max.) when the voltage is in the range from 1.62 V to less than 1.8 V.



[Chip versions A and C]

Table 5.82 E2 DataFlash Characteristics (3) : high-speed operating mode, middle-speed operating mode 1A

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH = VREFH0 = AVCC0, VSS = AVSS0 = VREFL = VREFL0 = 0 V Temperature range for the programming/erasure operation: $T_a = -40$ to +105°C

Item		Symbol	FCLK	K = 4 MHz		FCLK = 32 MHz			Linit
		Symbol -	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Programming time when N _{DPEC} ≤ 100 times	2 bytes	t _{DP2}	_	0.40	4.4	_	0.16	2.0	ms
	8 bytes	t _{DP8}	_	0.45	5.1	_	0.17	2.2	
Programming time when N _{DPEC} > 100 times	2 bytes	t _{DP2}	—	0.62	6.4	_	0.25	3.0	ms
	8 bytes	t _{DP8}	_	0.69	7.5	_	0.26	3.2	
Erasure time when N _{DPEC} ≤ 100 times	128 bytes	t _{DE128}	_	5.6	27.1	_	2.8	8	ms
Erasure time when N _{DPEC} > 100 times	128 bytes	t _{DE128}	_	6.8	45.1	_	3.4	12	ms
Blank check time	2 bytes	t _{DBC2}	_	—	98	_	—	35	μs
	2 Kbytes	t _{DBC2K}	—	—	16	_	—	2.5	ms
Suspend delay time during programming (in programming/erasure priority mode)		t _{DSPD}	_	_	0.9	_	_	0.8	ms
First suspend delay time during programming (in suspend priority mode)		t _{DSPSD1}	_	_	220	_	_	120	μs
Second suspend delay time during programming (in suspend priority mode)		t _{DSPSD2}	_	_	0.9	_	—	0.8	ms
Suspend delay time during erasing (in programming/erasure priority mode)		t _{DSED}	_	—	0.9	_	—	0.8	ms
First suspend delay time during erasing (in suspend priority mode)		t _{DSESD1}	_	_	220	_	-	120	μs
Second suspend delay time during erasing (in suspend priority mode)		t _{DSESD2}	_	_	0.9	_	-	0.8	ms



