

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	122
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f52107bdk-u0


1.2 List of Products

Table 1.3 to Table 1.7 are a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

Table 1.3 List of Products Chip Version A: D Version (Ta = -40 to +85°C)

Group	Part No.	Orderable Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Operating Frequency (Max.)	Operating Temperature			
RX210	R5F52108ADFP	R5F52108ADFP#V0	PLQP0100KB-A	512 Kbytes	64 Kbytes	8 Kbytes	50 MHz	-40 to +85°C			
	R5F52108ADFN	R5F52108ADFN#V0	PLQP0080KB-A								
	R5F52108ADFM	R5F52108ADFM#V0	PLQP0064KB-A								
	R5F52108ADLJ	R5F52108ADLJ#U0	PTLG0100JA-A								
	R5F52107ADFP	R5F52107ADFP#V0	PLQP0100KB-A	384 Kbytes	32 Kbytes						
	R5F52107ADFN	R5F52107ADFN#V0	PLQP0080KB-A								
	R5F52107ADFM	R5F52107ADFM#V0	PLQP0064KB-A								
	R5F52107ADLJ	R5F52107ADLJ#U0	PTLG0100JA-A								
	R5F52106ADFP	R5F52106ADFP#V0	PLQP0100KB-A	256 Kbytes	20 Kbytes						
	R5F52106ADFN	R5F52106ADFN#V0	PLQP0080KB-A								
	R5F52106ADFM	R5F52106ADFM#V0	PLQP0064KB-A								
	R5F52106ADLJ	R5F52106ADLJ#U0	PTLG0100JA-A								
	R5F52105ADFP	R5F52105ADFP#V0	PLQP0100KB-A	128 Kbytes	20 Kbytes						
	R5F52105ADFN	R5F52105ADFN#V0	PLQP0080KB-A								
	R5F52105ADFM	R5F52105ADFM#V0	PLQP0064KB-A								
	R5F52105ADLJ	R5F52105ADLJ#U0	PTLG0100JA-A								

Note: • Orderable part numbers are current as of when this manual was published. Please make sure to refer to the relevant product page on the Renesas website for the latest part numbers.



Note: • This figure indicates the power supply pins and I/O port pins. For the pin configuration, see the table "List of Pins and Pin Functions (100-Pin LQFP)".


Figure 1.6 Pin Assignments of the 100-Pin LQFP

Table 1.12 List of Pins and Pin Functions (100-Pin LQFP) (2 / 3)

Pin No.	Power Supply, Clock, System Control	I/O Port	External Bus	Timers (MTU, TMR, POE)	Communications (SCIc, SCIId, RSPI, RIIC)	Others
42		P52	RD#			
43		P51	WR1#/BC1#/WAIT#			
44		P50	WR0#/WR#			
45		PC7	A23/CS0#	MTIOC3A/TMO2/ MTCLKB	TXD8/SMOSI8/SSDA8/ MISOA	CACREF
46		PC6	A22/CS1#	MTIOC3C/MTCLKA/ TMC12	RXD8/SMISO8/SSCL8/ MOSIA	
47		PC5	A21/CS2#/WAIT#	MTIOC3B/MTCLKD/ TMRI2	SCK8/RSPCKA	
48		PC4	A20/CS3#	MTIOC3D/MTCLKC/ TMC11/POE0#	SCK5/CTS8#/RTS8#/SS8#/SSLA0	
49		PC3	A19	MTIOC4D	TXD5/SMOSI5/SSDA5	
50		PC2	A18	MTIOC4B	RXD5/SMISO5/SSCL5/ SSLA3	
51		PC1	A17	MTIOC3A	SCK5/SSLA2	
52		PC0	A16	MTIOC3C	CTS5#/RTS5#/SS5#/SSLA1	
53		PB7	A15	MTIOC3B	TXD9/SMOSI9/SSDA9	
54		PB6	A14	MTIOC3D	RXD9/SMISO9/SSCL9	
55		PB5	A13	MTIOC2A/MTIOC1B/ TMRI1/POE1#	SCK9	
56		PB4	A12		CTS9#/RTS9#/SS9#	
57		PB3	A11	MTIOC0A/MTIOC4A/ TMO0/POE3#	SCK6	
58		PB2	A10		CTS6#/RTS6#/SS6#	
59		PB1	A9	MTIOC0C/MTIOC4C/ TMC10	TXD6/SMOSI6/SSDA6	IRQ4-DS
60	VCC					
61		PB0	A8	MTIC5W	RXD6/SMISO6/SSCL6/ RSPCKA	
62	VSS					
63		PA7	A7		MISOA	
64		PA6	A6	MTIC5V/MTCLKB/ TMC13/POE2#	CTS5#/RTS5#/SS5#/MOSIA	
65		PA5	A5		RSPCKA	
66		PA4	A4	MTIC5U/MTCLKA/ TMRI0	TXD5/SMOSI5/SSDA5/ SSLA0	IRQ5-DS/CVREFB1
67		PA3	A3	MTIOC0D/MTCLKD	RXD5/SMISO5/SSCL5	IRQ6-DS/CMPB1
68		PA2	A2		RXD5/SMISO5/SSCL5/ SSLA3	
69		PA1	A1	MTIOC0B/MTCLKC	SCK5/SSLA2	CVREFA
70		PA0	A0/BC0#	MTIOC4A	SSLA1	CACREF
71		PE7	D15[A15/D15]			IRQ7/AN015
72		PE6	D14[A14/D14]			IRQ6/AN014
73		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B		IRQ5/AN013
74		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A		AN012/CMPA2
75		PE3	D11[A11/D11]	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#	AN011/CMPA1
76		PE2	D10[A10/D10]	MTIOC4A	RXD12/TXDX12/ SMISO12/SSCL12	IRQ7-DS/AN010/ CVREFB0
77		PE1	D9[A9/D9]	MTIOC4C	TXD12/TXDX12/SIOX12/ SMOSI12/SSDA12	AN009/CMPB0
78		PE0	D8[A8/D8]		SCK12	AN008
79		PD7	D7[A7/D7]	MTIC5U/POE0#		IRQ7

Table 1.13 List of Pins and Pin Functions (80-Pin LQFP) (1 / 2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TMR, POE)	Communications (SCIc, SCI _d , RSPI, I _c C)	Others
1	VREFH				
2		P03			DA0
3	VREFL				
4	VCL				
5		PJ1	MTIOC3A		
6	MD				FINED
7	XCIN				
8	XCOUT				
9	RES#				
10	XTAL	P37			
11	VSS				
12	EXTAL	P36			
13	VCC				
14		P35			NMI
15		P34	MTIOC0A/TMCI3/POE2#	SCK6	IRQ4
16		P32	MTIOC0C/TMO3	TXD6/SMOSI6/SSDA6	IRQ2-DS/RTCOUT/ RTCIC2
17		P31	MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	IRQ1-DS/RTCIC1
18		P30	MTIOC4B/TMRI3/POE8#	RXD1/SMISO1/SSCL1	IRQ0-DS/RTCIC0
19		P27	MTIOC2B/TMCI3	SCK1	
20		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1	
21		P21	MTIOC1B/TMCI0	RXD0/SSCL0	
22		P20	MTIOC1A/TMRI0	TXD0/SSDA0	
23		P17	MTIOC3A/MTIOC3B/TMO1/ POE8#	SCK1/MISOA/ SDA-DS	IRQ7
24		P16	MTIOC3C/MTIOC3D/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/ SCL-DS	IRQ6/RTCOUT/ ADTRG0#
25		P15	MTIOC0B/MTCLKB/TMCI2	RXD1/SMISO1/SSCL1	IRQ5
26		P14	MTIOC3A/MTCLKA/TMRI2	CTS1#/RTS1#/SS1#	IRQ4
27		P13	MTIOC0B/TMO3	SDA	IRQ3
28		P12	TMCI1	SCL	IRQ2
29		PH3	TMCI0		
30		PH2	TMRI0		IRQ1
31		PH1	TMO0		IRQ0
32		PH0			CACREF
33		P55	MTIOC4D/TMO3		
34		P54	MTIOC4B/TMCI1		
35		PC7	MTIOC3A/TMO2/MTCLKB	TXD8/SMOSI8/SSDA8/MISOA	CACREF
36		PC6	MTIOC3C/MTCLKA/TMCI2	RXD8/SMISO8/SSCL8/MOSIA	
37		PC5	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA	
38		PC4	MTIOC3D/MTCLKC/TMCI1/ POE0#	SCK5/CTS8#/RTS8#/SS8#/ SSLA0	
39		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5	
40		PC2	MTIOC4B	RXD5/SMISO5/SSCL5/SSLA3	
41		PB7	MTIOC3B	TXD9/SMOSI9/SSDA9	
42		PB6	MTIOC3D	RXD9/SMISO9/SSCL9	
43		PB5	MTIOC2A/MTIOC1B/TMRI1/ POE1#	SCK9	
44		PB4		CTS9#/RTS9#/SS9#	



- Note 1. The address space in boot mode and user boot mode is the same as the address space in single-chip mode.
 Note 2. The capacity of ROM/RAM differs depending on the products.

ROM (bytes)		RAM (bytes)	
Capacity	Address	Capacity	Address
1 M	FFF0 0000h to FFFF FFFFh	96 K	0000 0000h to 0001 7FFFh
768 K	FFF4 0000h to FFFF FFFFh		
512 K	FFF8 0000h to FFFF FFFFh	64 K	0000 0000h to 0000 FFFFh
384 K	FFFA 0000h to FFFF FFFFh		
256 K	FFFC 0000h to FFFF FFFFh	32 K	0000 0000h to 0000 7FFFh
128 K	FFFE 0000h to FFFF FFFFh	20 K	0000 0000h to 0000 4FFFh
96 K	FFFE 8000h to FFFF FFFFh	16 K	0000 0000h to 0000 3FFFh
64 K	FFFF 0000h to FFFF FFFFh	12 K	0000 0000h to 0000 2FFFh

Note:•See Table 1.3 to Table 1.7 List of Products, for the product type name.

- Note 3. Reserved areas should not be accessed.

Figure 3.1 Memory Map in Each Operating Mode

- Longword-size I/O registers

```

MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process

```

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For numbers of clock cycles for access to I/O registers, see Table 4.1, List of I/O Registers (Address Order). The number of access cycles to I/O registers is obtained by following equation.*¹

$$\begin{aligned} \text{Number of access cycles to I/O registers} = & \text{Number of bus cycles for internal main bus 1} + \\ & \text{Number of divided clock synchronization cycles} + \\ & \text{Number of bus cycles for internal peripheral bus 1 to 6} \end{aligned}$$

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed.

When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK, BCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access cycles shown in Table 4.1.

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of access cycles shown in Table 4.1.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DMAC or DTC).

Table 4.1 List of I/O Registers (Address Order) (15 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 8648h	MTU4	Timer A/D converter start request cycle set buffer register A	TADCOBRA	16	16	2, 3 PCLKB	2 ICLK
0008 864Ah	MTU4	Timer A/D converter start request cycle set buffer register B	TADCOBRB	16	16	2, 3 PCLKB	2 ICLK
0008 8660h	MTU	Timer waveform control register	TWCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8680h	MTU	Timer start register	TSTR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8681h	MTU	Timer synchronous register	TSYR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8684h	MTU	Timer read/write enable register	TRWER	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8690h	MTU0	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8691h	MTU1	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8692h	MTU2	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8693h	MTU3	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8694h	MTU4	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8695h	MTU5	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK
0008 8700h	MTU0	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK
0008 8701h	MTU0	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK
0008 8702h	MTU0	Timer I/O control register H	TIORH	8	8	2, 3 PCLKB	2 ICLK
0008 8703h	MTU0	Timer I/O control register L	TIORL	8	8	2, 3 PCLKB	2 ICLK
0008 8704h	MTU0	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK
0008 8705h	MTU0	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK
0008 8706h	MTU0	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK
0008 8708h	MTU0	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK
0008 870Ah	MTU0	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK
0008 870Ch	MTU0	Timer general register C	TGRC	16	16	2, 3 PCLKB	2 ICLK
0008 870Eh	MTU0	Timer general register D	TGRD	16	16	2, 3 PCLKB	2 ICLK
0008 8720h	MTU0	Timer general register E	TGRE	16	16	2, 3 PCLKB	2 ICLK
0008 8722h	MTU0	Timer general register F	TGRF	16	16	2, 3 PCLKB	2 ICLK
0008 8724h	MTU0	Timer interrupt enable register 2	TIER2	8	8	2, 3 PCLKB	2 ICLK
0008 8726h	MTU0	Timer buffer operation transfer mode register	TBTM	8	8	2, 3 PCLKB	2 ICLK
0008 8780h	MTU1	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK
0008 8781h	MTU1	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK
0008 8782h	MTU1	Timer I/O control register	TIOR	8	8	2, 3 PCLKB	2 ICLK
0008 8784h	MTU1	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK
0008 8785h	MTU1	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK
0008 8786h	MTU1	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK
0008 8788h	MTU1	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK
0008 878Ah	MTU1	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK
0008 8790h	MTU1	Timer input capture control register	TICCR	8	8	2, 3 PCLKB	2 ICLK
0008 8800h	MTU2	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK
0008 8801h	MTU2	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK
0008 8802h	MTU2	Timer I/O control register	TIOR	8	8	2, 3 PCLKB	2 ICLK
0008 8804h	MTU2	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK
0008 8805h	MTU2	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK
0008 8806h	MTU2	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK
0008 8808h	MTU2	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK
0008 880Ah	MTU2	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK
0008 8880h	MTU5	Timer counter U	TCNTU	16	16	2, 3 PCLKB	2 ICLK
0008 8882h	MTU5	Timer general register U	TGRU	16	16	2, 3 PCLKB	2 ICLK
0008 8884h	MTU5	Timer control register U	TCRU	8	8	2, 3 PCLKB	2 ICLK
0008 8886h	MTU5	Timer I/O control register U	TIORU	8	8	2, 3 PCLKB	2 ICLK
0008 8890h	MTU5	Timer counter V	TCNTV	16	16	2, 3 PCLKB	2 ICLK
0008 8892h	MTU5	Timer general register V	TGRV	16	16	2, 3 PCLKB	2 ICLK
0008 8894h	MTU5	Timer control register V	TCRV	8	8	2, 3 PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (18 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 A064h	SCI3	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK
0008 A065h	SCI3	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK
0008 A066h	SCI3	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK
0008 A067h	SCI3	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK
0008 A068h	SCI3	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK
0008 A069h	SCI3	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK
0008 A06Ah	SCI3	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK
0008 A06Bh	SCI3	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK
0008 A06Ch	SCI3	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK
0008 A06Dh	SCI3	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK
0008 A080h	SCI4	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK
0008 A081h	SCI4	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK
0008 A082h	SCI4	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK
0008 A083h	SCI4	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK
0008 A084h	SCI4	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK
0008 A085h	SCI4	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK
0008 A086h	SCI4	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK
0008 A087h	SCI4	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK
0008 A088h	SCI4	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK
0008 A089h	SCI4	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK
0008 A08Ah	SCI4	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK
0008 A08Bh	SCI4	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK
0008 A08Ch	SCI4	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK
0008 A08Dh	SCI4	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A0h	SCI5	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A1h	SCI5	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A2h	SCI5	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A3h	SCI5	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A4h	SCI5	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A5h	SCI5	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A6h	SCI5	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A7h	SCI5	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A8h	SCI5	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK
0008 A0A9h	SCI5	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK
0008 A0AAh	SCI5	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK
0008 A0ABh	SCI5	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK
0008 A0ACh	SCI5	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK
0008 A0ADh	SCI5	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C0h	SCI6	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C1h	SCI6	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C2h	SCI6	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C3h	SCI6	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C4h	SCI6	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C5h	SCI6	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C6h	SCI6	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C7h	SCI6	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C8h	SCI6	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK
0008 A0C9h	SCI6	I ² C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK
0008 A0CAh	SCI6	I ² C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK
0008 A0CBh	SCI6	I ² C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK
0008 A0CCh	SCI6	I ² C status register	SISR	8	8	2, 3 PCLKB	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (24 / 29)

Address	Module Symbol	Register Name	Register Symbol	Number of Access Cycles			
				Number of Bits	Access Size	ICLK ≥ PCLK	ICLK < PCLK
0008 C04Ch	PORTC	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Dh	PORTD	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Eh	PORTE	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C04Fh	PORTF	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C051h	PORTH	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C052h	PORTJ	Port input data register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing	3 ICLK cycles when reading, 2 ICLK cycles when writing
0008 C053h	PORTK	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK
0008 C054h	PORTL	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK
0008 C060h	PORT0	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C061h	PORT1	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C062h	PORT2	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C063h	PORT3	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C064h	PORT4	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C065h	PORT5	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C066h	PORT6	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C067h	PORT7	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C068h	PORT8	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C069h	PORT9	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Ah	PORTA	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Bh	PORTB	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Ch	PORTC	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Dh	PORTD	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Eh	PORTE	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C06Fh	PORTF	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C071h	PORTH	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C072h	PORTJ	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C073h	PORTK	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK
0008 C074h	PORTL	Port mode register	PMR	8	8	2, 3 PCLKB	2 ICLK

5.2 DC Characteristics

Table 5.2 DC Characteristics (1)


Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VSS = AVSS0 = VREFL = VREFL0 = 0 V, Ta = -40 to +105°C

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	RIIC input pin (except for SMBus, 5 V tolerant)	V _{IH}	VCC × 0.7	—	5.8	V	
	Ports 12, 13, 16, and 17 (5 V tolerant)		VCC × 0.8	—	5.8		
	Ports 0, 14, 15, 2 to 9, A to L, and RES#		VCC × 0.8	—	VCC + 0.3		
	RIIC input pin (except for SMBus)	V _{IL}	-0.3	—	VCC × 0.3		
	Other than RIIC input pin		-0.3	—	VCC × 0.2		
	RIIC input pin (except for SMBus)	ΔV _T	VCC × 0.05	—	—		
	Other than RIIC input pin		VCC × 0.1	—	—		
Input level voltage (except for Schmitt trigger input pins)	MD pin	V _{IH}	VCC × 0.9	—	VCC + 0.3	V	
	EXTAL, WAIT#		VCC × 0.8	—	VCC + 0.3		
	D0 to D15		VCC × 0.7	—	VCC + 0.3		
	RIIC input pin (SMBus)		2.1	—	VCC + 0.3		
	MD pin	V _{IL}	-0.3	—	VCC × 0.1		
	EXTAL, WAIT#		-0.3	—	VCC × 0.2		
	D0 to D15		-0.3	—	VCC × 0.3		
	RIIC input pin (SMBus)		-0.3	—	0.8		

Table 5.3 DC Characteristics (2)

Conditions: VCC = AVCC0 = 1.62 to 2.7 V, VSS = AVSS0 = VREFL = VREFL0 = 0 V, Ta = -40 to +105°C


Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	Ports 12, 13, 16, and 17 (5 V tolerant)	V _{IH}	VCC × 0.8	—	5.8	V	
	Ports 0, 14, 15, 2 to 9, A to L, and RES#		VCC × 0.8	—	VCC + 0.3		
	All input pins	V _{IL}	-0.3	—	VCC × 0.2		
	Ports 0 to 9, A to L	ΔV _T	VCC × 0.05	—	—		
	VCC ≥ 2.2V		VCC × 0.01	—	—		
	VCC < 2.2V		VCC × 0.1	—	—		
Input level voltage (except for Schmitt trigger input pins)	MD pin	V _{IH}	VCC × 0.9	—	VCC + 0.3	V	
	EXTAL, WAIT#		VCC × 0.8	—	VCC + 0.3		
	D0 to D15		VCC × 0.7	—	VCC + 0.3		
	MD pin	V _{IL}	-0.3	—	VCC × 0.1		
	EXTAL, WAIT#		-0.3	—	VCC × 0.2		
	D0 to D15		-0.3	—	VCC × 0.3		



Note 1. All peripheral operation is normal.
Average value of the tested middle samples during product evaluation.

Note 2. All peripheral operation is maximum.
Average value of the tested upper-limit samples during product evaluation.


Figure 5.11 Voltage Dependency in Low-Speed Operating Mode 1 (Reference Data) for Chip Version C



Note 1. All peripheral operation is normal.
Average value of the tested middle samples during product evaluation.

Note 2. All peripheral operation is maximum.
Average value of the tested upper-limit samples during product evaluation.

Figure 5.12 Voltage Dependency in Low-Speed Operating Mode 2 (Reference Data) for Chip Version C




Note 1. All peripheral operation is normal. This does not include BGO operation.

Average value of the tested middle samples during product evaluation.

Note 2. All peripheral operation is maximum. This does not include BGO operation.

Average value of the tested upper-limit samples during product evaluation.

Figure 5.17 Voltage Dependency in High-Speed Operating Mode (Reference Data) for Chip Version B with 256 Kbytes or Less of Flash Memory and 48 to 100 Pins




Note 1. All peripheral operation is normal. This does not include BGO operation.

Average value of the tested middle samples during product evaluation.

Note 2. All peripheral operation is maximum. This does not include BGO operation.

Average value of the tested upper-limit samples during product evaluation.

Figure 5.18 Voltage Dependency in Middle-Speed Operating Modes 1A and 1B (Reference Data) for Chip Version B with 256 Kbytes or Less of Flash Memory and 48 to 100 Pins




Note 1. All peripheral operation is normal. This does not include BGO operation.

Average value of the tested middle samples during product evaluation.

Note 2. All peripheral operation is maximum. This does not include BGO operation.

Average value of the tested upper-limit samples during product evaluation.

Figure 5.26 Voltage Dependency in High-Speed Operating Mode (Reference Data) for Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins



Note 1. All peripheral operation is normal. This does not include BGO operation.

Average value of the tested middle samples during product evaluation.

Note 2. All peripheral operation is maximum. This does not include BGO operation.

Average value of the tested upper-limit samples during product evaluation.

Figure 5.27 Voltage Dependency in Middle-Speed Operating Modes 1A and 1B (Reference Data) for Chip Version B with 768 Kbytes/1 Mbyte of Flash Memory and 100 to 145 Pins

Item					Symbol	Typ.	Max.	Unit	Test Conditions	
Supply current* ¹	Low-speed operating mode 1	Normal operating mode	No peripheral operation* ⁷	ICLK = 8 MHz	I_{CC}	2.0	—	mA		
				ICLK = 4 MHz		1.6	—			
				ICLK = 2 MHz		1.5	—			
			All peripheral operation: Normal* ⁸	ICLK = 8 MHz		6.4	—			
				ICLK = 4 MHz		4.0	—			
				ICLK = 2 MHz		2.8	—			
			All peripheral operation: Max.* ⁸	ICLK = 8 MHz		—	12			
				ICLK = 4 MHz		—	—			
				ICLK = 2 MHz		—	—			
			Sleep mode	No peripheral operation		1.5	—			
				ICLK = 8 MHz		1.4	—			
				ICLK = 4 MHz		1.3	—			
			All peripheral operation: Normal	ICLK = 8 MHz		3.9	—			
				ICLK = 4 MHz		2.8	—			
				ICLK = 2 MHz		2.2	—			
			All-module clock stop mode			1.4	—			
						1.3	—			
						1.2	—			
	Low-speed operating mode 2	Normal operating mode	No peripheral operation* ⁹	ICLK = 32 kHz		0.021	—			
			All peripheral operation: Normal* ¹⁰	ICLK = 32 kHz		0.06	—			
			All peripheral operation: Max.* ¹⁰	ICLK = 32 kHz		—	3* ¹¹			
			Sleep mode	No peripheral operation		0.017	—			
			All peripheral operation: Normal	ICLK = 32 kHz		0.035	—			
	All-module clock stop mode					0.016	—			

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL and the VCO oscillation frequency is 64 MHz. BCLK, FCLK, and PCLK are set to divided by 64.

Note 3. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are set to divided by 64.

Note 4. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL and the VCO oscillation frequency is 64 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 5. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 6. This is the increase if data is programmed to or erasing from the ROM or E2 DataFlash during program execution.

Note 7. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are set to divided by 64.

Note 8. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 9. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are set to divided by 64.

Note 10. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is the sub oscillation circuit. BCLK, FCLK, and PCLK are ICLK divided by 1.

Note 11. Value when the main clock continues oscillating at 12.5 MHz.

Table 5.51 Bus Timing (3)

Conditions: VCC = AVCC0 = 1.62 to 1.8 V, VSS = AVSS0 = VREFL = VREFL0 = 0 V, fBCLK ≤ 12 MHz (BCLK pin output frequency ≤ 6 MHz), T_a = -40 to +105°C, V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, I_{OH} = -0.5 mA, I_{OL} = 0.5 mA, C_L = 30 pF
When normal output is selected by the drive capacity register

Item	Symbol	Min.	Max.	Unit	Test Conditions
Address delay time	t _{AD}	—	125	ns	Figure 5.76 to Figure 5.79
Byte control delay time	t _{BCD}	—	125	ns	
CS# delay time	t _{CSD}	—	125	ns	
RD# delay time	t _{RSD}	—	125	ns	
Read data setup time	t _{RDS}	85	—	ns	
Read data hold time	t _{RDH}	0	—	ns	
WR# delay time	t _{WRD}	—	125	ns	
Write data delay time	t _{WDD}	—	125	ns	
Write data hold time	t _{WDH}	0	—	ns	
WAIT# setup time	t _{WTS}	85	—	ns	
WAIT# hold time	t _{WTH}	0	—	ns	Figure 5.80




Figure 5.92 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 1)




Figure 5.93 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Divided by 2)

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1 LSB width based on the ideal A/D conversion characteristics and the width of the actually output code.

Offset error

Offset error is the difference between a transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.

[Chip versions A and C]

**Table 5.83 E2 DataFlash Characteristics (4)
: middle-speed operating mode 1B**

Conditions: VCC = AVCC0 = 1.62 to 3.6 V, VREFH = VREFH0 = AVCC0, VSS = AVSS0 = VREFL = VREFL0 = 0 V
 Temperature range for the programming/erasure operation: T_a = -40 to +105°C

Item	Symbol	FCLK = 4 MHz			FCLK = 32 MHz*1			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time when N _{DPEC} ≤ 100 times	2 bytes t _{DP2}	—	0.52	5.1	—	0.24	2.8	ms
	8 bytes t _{DP8}	—	0.57	6.0	—	0.26	3.2	
Programming time when N _{DPEC} > 100 times	2 bytes t _{DP2}	—	0.77	7.6	—	0.36	4.2	ms
	8 bytes t _{DP8}	—	0.84	8.8	—	0.38	4.5	
Erasure time when N _{DPEC} ≤ 100 times	128 bytes t _{DE128}	—	6.8	32.5	—	4.4	12	ms
Erasure time when N _{DPEC} > 100 times	128 bytes t _{DE128}	—	8.2	51.4	—	5.3	17	ms
Blank check time	2 bytes t _{DBC2}	—	—	110	—	—	40	μs
	2 Kbytes t _{DBC2K}	—	—	16.3	—	—	2.6	ms
Suspend delay time during programming (in programming/erasure priority mode)	t _{DSPD}	—	—	1.7	—	—	1.6	ms
First suspend delay time during programming (in suspend priority mode)	t _{DSPSD1}	—	—	220	—	—	120	μs
Second suspend delay time during programming (in suspend priority mode)	t _{DPSD2}	—	—	1.7	—	—	1.6	ms
Suspend delay time during erasing (in programming/erasure priority mode)	t _{DSED}	—	—	1.7	—	—	1.6	ms
First suspend delay time during erasing (in suspend priority mode)	t _{DSESD1}	—	—	220	—	—	120	μs
Second suspend delay time during erasing (in suspend priority mode)	t _{DSESD2}	—	—	1.7	—	—	1.6	ms

Note 1. The operating frequency is 20 MHz (max.) when the voltage is in the range from 1.62 V to less than 1.8 V.

[Chip version B]

Table 5.84 E2 DataFlash Characteristics (5)
: high-speed operating mode, middle-speed operating modes 1A and 2A

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH = VREFH0 = AVCC0, VSS = AVSS0 = VREFL = VREFL0 = 0 V

Temperature range for the programming/erasure operation: T_a = -40 to +105°C

Item	Symbol	FCLK = 4 MHz			FCLK = 32 MHz			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time when N _{DPEC} ≤ 100 times	2 bytes t _{DP2}	—	0.19	4.4	—	0.13	2.0	ms
	8 bytes t _{DP8}	—	0.24	5.1	—	0.13	2.2	
Programming time when N _{DPEC} > 100 times	2 bytes t _{DP2}	—	0.25	6.4	—	0.17	3.0	ms
	8 bytes t _{DP8}	—	0.32	7.5	—	0.18	3.2	
Erasure time when N _{DPEC} ≤ 100 times	128 bytes t _{DE128}	—	3.3	27.1	—	2.5	8	ms
Erasure time when N _{DPEC} > 100 times	128 bytes t _{DE128}	—	4.0	45.1	—	3.0	12	ms
Blank check time	2 bytes t _{DBC2}	—	—	98	—	—	35	μs
	2 Kbytes t _{DBC2K}	—	—	16	—	—	2.5	ms
Suspend delay time during programming (in programming/erasure priority mode)	t _{DSPD}	—	—	0.9	—	—	0.8	ms
First suspend delay time during programming (in suspend priority mode)	t _{DSPSD1}	—	—	220	—	—	120	μs
Second suspend delay time during programming (in suspend priority mode)	t _{DPSD2}	—	—	0.9	—	—	0.8	ms
Suspend delay time during erasing (in programming/erasure priority mode)	t _{DSED}	—	—	0.9	—	—	0.8	ms
First suspend delay time during erasing (in suspend priority mode)	t _{DSESD1}	—	—	220	—	—	120	μs
Second suspend delay time during erasing (in suspend priority mode)	t _{DSESD2}	—	—	0.9	—	—	0.8	ms

[Chip version B]

Table 5.85 E2 DataFlash Characteristics (6)
: middle-speed operating modes 1B and 2B

Conditions: VCC = AVCC0 = 1.62 to 3.6 V, VREFH = VREFH0 = AVCC0, VSS = AVSS0 = VREFL = VREFL0 = 0 V

Temperature range for the programming/erasure operation: $T_a = -40$ to $+105^\circ\text{C}$

Item	Symbol	FCLK = 4 MHz			FCLK = 32 MHz*1			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time when $N_{DPEC} \leq 100$ times	2 bytes	t_{DP2}	—	0.28	5.1	—	0.20	2.8	ms
	8 bytes	t_{DP8}	—	0.32	6.0	—	0.22	3.2	
Programming time when $N_{DPEC} > 100$ times	2 bytes	t_{DP2}	—	0.36	7.6	—	0.25	4.2	ms
	8 bytes	t_{DP8}	—	0.40	8.8	—	0.28	4.5	
Erasure time when $N_{DPEC} \leq 100$ times	128 bytes	t_{DE128}	—	4.8	32.4	—	4.1	12	ms
Erasure time when $N_{DPEC} > 100$ times	128 bytes	t_{DE128}	—	5.8	51.4	—	4.9	17	ms
Blank check time	2 bytes	t_{DBC2}	—	—	110	—	—	40	μs
	2 Kbytes	t_{DBC2K}	—	—	16.3	—	—	2.6	ms
Suspend delay time during programming (in programming/erasure priority mode)	t_{DSPD}	—	—	1.7	—	—	1.6	ms	
First suspend delay time during programming (in suspend priority mode)	t_{DSPSD1}	—	—	220	—	—	120	μs	
Second suspend delay time during programming (in suspend priority mode)	t_{DSPSD2}	—	—	1.7	—	—	1.6	ms	
Suspend delay time during erasing (in programming/erasure priority mode)	t_{DSED}	—	—	1.7	—	—	1.6	ms	
First suspend delay time during erasing (in suspend priority mode)	t_{DSESD1}	—	—	220	—	—	120	μs	
Second suspend delay time during erasing (in suspend priority mode)	t_{DSESD2}	—	—	1.7	—	—	1.6	ms	

Note 1. The operating frequency is 20 MHz (max.) when the voltage is in the range from 1.62 V to less than 1.8 V.