



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, Serial Port
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w77l058a25dl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. GENERAL DESCRIPTION

The W77L058 is a fast 8051 compatible microcontroller with a redesigned processor core without wasted clock and memory cycles. As a result, it executes every 8051 instruction faster than the original 8051 for the same crystal speed. Typically, the instruction executing time of W77L058 is 1.5 to 3 times faster then that of traditional 8051, depending on the type of instruction. In general, the overall performance is about 2.5 times better than the original for the same crystal speed. Giving the same throughput with lower clock speed, power consumption has been improved. Consequently, the W77L058 is a fully static CMOS design; it can also be operated at a lower crystal clock. The W77L058 contains 32 KB Flash EPROM, and provides operating voltage from 2.7V to 5.5V. All W77L058 types also support on-chip 1 KB SRAM without external memory component and glue logic, saving more I/O pins for users' application usage if they use on-chip SRAM instead of external SRAM.

2. FEATURES

- 8-bit CMOS microcontroller
- High speed architecture of 4 clocks/machine cycle runs up to 20 MHz
- Pin compatible with standard 80C52
- Instruction-set compatible with MCS-51
- Four 8-bit I/O Ports
- One extra 4-bit I/O port and Wait State control signal (available on 44-pin PLCC/QFP package)
- Three 16-bit Timers
- 12 interrupt sources with two levels of priority
- On-chip oscillator and clock circuitry
- Two enhanced full duplex serial ports
- 32 KB Flash EPROM
- 256 bytes scratch-pad RAM
- 1 KB on-chip SRAM for MOVX instruction
- Programmable Watchdog Timer
- Dual 16-bit Data Pointers
- Software programmable access cycle to external RAM/peripherals
- Packages:
 - Lead Free(ROHS) DIP 40: W77L058A25DL
 - Lead Free(ROHS) PLCC 44: W77L058A25PL
 - Lead Free(ROHS) PQFP 44: W77L058A25FL

3. PIN CONFIGURATIONS



Publication Release Date: April 17, 20067 Revision A7

5. FUNCTIONAL DESCRIPTION

The W77L058 is 8052 pin compatible and instruction set compatible. It includes the resources of the standard 8052 such as four 8-bit I/O Ports, three 16-bit timer/counters, full duplex serial port and interrupt sources.

The W77L058 features a faster running and better performance 8-bit CPU with a redesigned core processor without wasted clock and memory cycles. it improves the performance not just by running at high frequency but also by reducing the machine cycle duration from the standard 8052 period of twelve clocks to four clock cycles for the majority of instructions. This improves performance by an average of 1.5 to 3 times. The W77L058 also provides dual Data Pointers (DPTRs) to speed up block data memory transfers. It can also adjust the duration of the MOVX instruction (access to off-chip data memory) between two machine cycles and nine machine cycles. This flexibility allows the W77L058 to work efficiently with both fast and slow RAMs and peripheral devices. In addition, the W77L058 contains on-chip 1KB MOVX SRAM, the address of which is between 0000H and 03FFH. It only can be accessed by MOVX instruction; this on-chip SRAM is optional under software control.

The W77L058 is an 8052 compatible device that gives the user the features of the original 8052 device, but with improved speed and power consumption characteristics. It has the same instruction set as the 8051 family, with one addition: DEC DPTR (op-code A5H, the DPTR is decreased by 1). While the original 8051 family was designed to operate at 12 clock periods per machine cycle, the W77L058 operates at a much reduced clock rate of only 4 clock periods per machine cycle. This naturally speeds up the execution of instructions. Consequently, the W77L058 can run at a higher speed as compared to the original 8052, even if the same crystal is used. Since the W77L058 is a fully static CMOS design, it can also be operated at a lower crystal clock, giving the same throughput in terms of instruction execution, yet reducing the power consumption.

The 4 clocks per machine cycle feature in the W77L058 is responsible for a three-fold increase in execution speed. The W77L058 has all the standard features of the 8052, and has a few extra peripherals and features as well.

I/O Ports

The W77L058 has four 8-bit ports and one extra 4-bit port. Port 0 can be used as an Address/Data bus when external program is running or external memory/device is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as a general I/O port with open-drain circuit. Port 2 is used chiefly as the upper 8-bits of the Address bus when port 0 is used as an address/data bus. It also has strong pull-ups and pull-downs when it serves as an address bus. Port 1 and 3 act as I/O ports with alternate functions. Port 4 is only available on 44-pin PLCC/QFP package type. It serves as a general purpose I/O port as Port 1 and Port 3. The P4.0 has an alternate function WAIT which is the wait state control signal. When wait state control signal is enabled, P4.0 is input only.

Serial I/O

The W77L058 has two enhanced serial ports that are functionally similar to the serial port of the original 8052 family. However the serial ports on the W77L058 can operate in different modes in order to obtain timing similarity as well. Note that the serial port 0 can use Timer 1 or 2 as baud rate generator, but the serial port 1 can only use Timer 1 as baud rate generator. The serial ports have the enhanced features of Automatic Address recognition and Frame Error detection.

			•					
F8	EIP				No.			
F0	В			4	an a			
E8	EIE				No.	1		
E0	ACC				- X	No.		
D8	WDCON				X	Q 2	5.	
D0	PSW					SCY-	2	
C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2		
C0	SCON1	SBUF1	ROMMAP		PMR	STATUS	bro	ТА
B8	IP	SADEN	SADEN1				6 a	6
B0	P3						20	0,
A8	IE	SADDR	SADDR1				NC.	200
A0	P2					P4		No.
98	SCON0	SBUF						S.
90	P1	EXIF						9
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON

Table 1. Special Function Register Location Table

Note: The SFRs in the column with dark borders are bit-addressable.

A brief description of the SFRs now follows.

Port 0

Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
	_							

Mnemonic: P0

Address: 80h

Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

Stack Pointer

Bit:	7	6	5	4	3	2	1	0
2	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0

Mnemonic: SP

Address: 81h

The Stack Pointer stores the Scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.

Timer 1 MSB

Bit:	7	6	5	4	3	2	1	0			
	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0			
Mnemonic: TH1 Address: 8Dh											
TH1.7-0: Timer 1 MSB											
Clock Control											
Bit:	7	6	5	4	3	2	1	0			
	WD1	WD0	T2M	T1M	том	MD2	MD1	MD0			
Mnemonio	: CKCON			Address: 8Eh							
WD1-0:Watchdog timer m timer. In all four tim out period.	ode selecte-out option	t bits: Th	ese bits o set time-c	determine out is 512 (the time- clocks mo	out perio	d for the e interrup	watchdog t time-			

WD1	WD0	Interrupt time-out	Reset time-out
0	0	2 ¹⁷	2 ¹⁷ + 512
0	1	2 ²⁰	2 ²⁰ + 512
1	0	2 ²³	2 ²³ + 512
1	1	2 ²⁶	2 ²⁶ + 512

- T2M: Timer 2 clock select: When T2M is set to 1, timer 2 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T1M: Timer 1 clock select: When T1M is set to 1, timer 1 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T0M: Timer 0 clock select: When T0M is set to 1, timer 0 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- MD2-0: Stretch MOVX select bits: These three bits are used to select the stretch value for the MOVX instruction. Using a variable MOVX length enables the user to access slower external memory devices or peripherals without the need for external circuits. The RD or WR strobe will be stretched by the selected interval. When accessing the on-chip SRAM, the MOVX instruction is always in 2 machine cycles regardless of the stretch setting. By default, the stretch has value of 1. If the user needs faster accessing, then a stretch value of 0 should be selected.

MD1	MD0	Stretch value	MOVX duration
0	0	0	2 machine cycles
0	1	1	3 machine cycles (Default)
1	0	2	4 machine cycles
1	1	3	5 machine cycles
0	0	4	6 machine cycles
0	1	5	7 machine cycles
16	0	6	8 machine cycles
1	01	7	9 machine cycles
	MD1 0 1 1 0 0 1	MD1 MD0 0 0 1 0 1 1 0 0 1 1 0 1 1 0 1 1 1 1 1 1	MD1 MD0 Stretch value 0 0 0 0 1 1 1 0 2 1 1 3 0 0 4 0 1 5 1 0 6 1 1 7

W77LE58/W77L058A

nuvoTon

Port 1

Bit:	7	6	5	4	3	2	1	0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
				122				

Mnemonic: P1

Address: 90h

P1.7-0: General purpose I/O port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. Some pins also have alternate input or output functions. This alternate functions are described below:

P1.0 : T2	External I/O for Timer/Counter 2
P1.1 : T2EX	Timer/Counter 2 Capture/Reload Trigger
P1.2 : RXD1	Serial Port 1 Receive
P1.3 : TXD1	Serial Port 1 Transmit
P1.4 : INT2	External Interrupt 2
P1.5 : INT3	External Interrupt 3
P1.6 : INT4	External Interrupt 4
$P1.7 \cdot \overline{INT5}$	External Interrupt 5

External Interrupt Flag

Bit:	7	6	5	4	3	2	1	0
	IE5	IE4	IE3	IE2	XT/RG	RGMD	RGSL	0

Mnemonic: EXIF

Address: 91h

IE5: External Interrupt 5 flag. Set by hardware when a falling edge is detected on INT5.

IE4: External Interrupt 4 flag. Set by hardware when a rising edge is detected on INT4.

IE3: External Interrupt 3 flag. Set by hardware when a falling edge is detected on INT3.

IE2: External Interrupt 2 flag. Set by hardware when a rising edge is detected on INT2.

- XT/RG: Crystal/RC Oscillator Select. Setting this bit selects crystal or external clock as system clock source. Clearing this bit selects the on-chip RC oscillator as clock source. XTUP(STATUS.4) must be set to 1 and XTOFF (PMR.3) must be cleared before this bit can be set. Attempts to set this bit without obeying these conditions will be ignored. This bit is set to 1 after a power- on reset and unchanged by other forms of reset.
- RGMD: RC Mode Status. This bit indicates the current clock source of microcontroller. When cleared, CPU is operating from the external crystal or oscillator. When set, CPU is operating from the onchip RC oscillator. This bit is cleared to 0 after a power-on reset and unchanged by other forms of reset.
- RGSL: RC Oscillator Select. This bit selects the clock source following a resume from Power Down Mode. Setting this bit allows device operating from RC oscillator when a resume from Power Down Mode. When this bit is cleared, the device will hold operation until the crystal oscillator has warmed-up following a resume from Power Down Mode. This bit is cleared to 0 after a power-on reset and unchanged by other forms of reset.

	В	it:	7	6	5	4	3	2	1	0
		S	M0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
	Mner	monic: \$	SCON				A	ddress: 98	Bh	
SM0/F	E: Serial port (whether this as FE, this I software to c), Mode bit acts bit will I clear the	e 0 bit or as SM0 be set to e FE cond	⁻ Framing or as FE indicate dition.	g Error Fl . The ope an invalio	ag: The S ration of S d stop bit.	SMOD0 b SM0 is de: This bit	it in PCO scribed be must be r	N SFR d low. Whe manually	etermine en used cleared
SM1:	Serial port M	lode bit	1:							
	SM0	SM1	Mode	Descri	iption	Length	Ba	aud rate		
	0	0	0	Synch	ronous	8	4/	12 Tclk		
	0	1	1	Async	hronous	10	va	riable		
	1	0	2	Async	hronous	11	64	/32 Tclk		
	1	1	3	Async	hronous	11	va	riable		
	activated if a v If set to 0, t	e recei /alid sto hen the	ved 9th op bit was e serial standard	data bit not rece port runs	(RB8) is ived. In m s at a div	0. In mode 0, the vide by 1	de 1, if S e SM2 bit 2 clock	M2 = 1, 1 controls the os	then RI v he serial cillator. T	vill not b port cloc his give
	activated if a v If set to 0, t compatibility v oscillator clock	ie recei valid sto hen the with the k. This i	ved 9th op bit was e serial standarc results in	data bit s not rece port runs d 8052. V faster sy	(RB8) is ived. In m s at a div Vhen set mchronou	0. In moc node 0, the vide by 1 to 1, the s s serial co	de 1, if S e SM2 bit 2 clock serial cloc ommunica	M2 = 1, 1 controls tl of the os ck become ttion.	then RI v he serial cillator. 1 e divide b	vill not to port cloc This give y 4 of th
REN:	activated if a v If set to 0, t compatibility v oscillator clock Receive enab	ie recei valid sto hen the with the k. This i le: Whe	ved 9th op bit was e serial standarc results in en set to 2	data bit not rece port runs 8052. V faster sy 1 serial re	(RB8) is ived. In m s at a dir Vhen set nchronou eception is	0. In moc node 0, the vide by 1 to 1, the s s serial co s enabled,	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise	M2 = 1, 1 controls the of the os ck become thion. e reception	then RI v he serial j cillator. T e divide b n is disab	vill not to port cloc This give y 4 of the led.
REN: TB8:	activated if a v If set to 0, t compatibility v oscillator clock Receive enab This is the 9th desired.	ie recei valid sto hen the with the k. This i le: Whe n bit to t	ved 9th op bit was e serial standard results in en set to be transn	data bit not rece port runs 3 8052. V faster sy 1 serial re nitted in r	(RB8) is vived. In m s at a div When set nchronou eception is modes 2 a	0. In moo node 0, the vide by 1 to 1, the s s serial co s enabled, and 3. Thi	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise s bit is se	M2 = 1, f controls the of the os ck become ttion. e reception et and clea	then RI v he serial j cillator. T e divide b n is disab ared by so	vill not b port cloc This give y 4 of th led.
REN: TB8: RB8:	activated if a v If set to 0, t compatibility v oscillator clock Receive enab This is the 9th desired. In modes 2 ar was received.	ne recei valid sto then the with the k. This i le: Whe h bit to h n bit to h nd 3 this In mod	ved 9th op bit was e serial standard results in en set to be transn s is the re le 0 it has	data bit not rece port runs d 8052. V faster sy 1 serial re nitted in r ecceived 9 s no funct	(RB8) is vived. In m s at a div When set nchronou eception is modes 2 a th data bi vion.	0. In mode node 0, the vide by 1 to 1, the s s serial co s enabled, and 3. Thi t. In mode	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise s bit is se e 1, if SM2	M2 = 1, f controls the of the os ck become tition. e reception et and clear 2 = 0, RB8	then RI v he serial j cillator. T e divide b n is disab ared by so 3 is the st	vill not to cort cloc This give y 4 of th led. oftware a op bit th
REN: TB8: RB8: TI:	activated if a v If set to 0, t compatibility v oscillator clock Receive enab This is the 9th desired. In modes 2 ar was received. Transmit inter the beginning cleared by sof	ne recei valid sto then the with the k. This i le: Whe h bit to h n bit to h n d 3 this In mod rupt flag of the tware.	ved 9th op bit was e serial standard results in en set to be transn s is the re le 0 it has g: This fla stop bit	data bit not rece port runs 8052. V faster sy 1 serial re nitted in r ecceived 9 s no funct ag is set 1 in all ot	(RB8) is vived. In m s at a div Vhen set nchronou eception is modes 2 a th data bi ion. by hardwa her mode	0. In mode node 0, the vide by 1 to 1, the s s serial co s enabled, and 3. Thi t. In mode are at the es during	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise s bit is se e 1, if SM2 end of the serial tra	M2 = 1, f controls the of the os ck become tition. e reception et and clear 2 = 0, RB8 e 8th bit tir nsmission	then RI v he serial j cillator. T e divide b n is disab ared by so ared by so 3 is the st be in moo . This bin	vill not to port cloc This give y 4 of th led. of tware a op bit th de 0, or t must b
REN: TB8: RB8: TI: RI:	activated if a v lf set to 0, t compatibility v oscillator clock Receive enab This is the 9th desired. In modes 2 ar was received. Transmit inter the beginning cleared by sof Receive interr halfway throug restrictions of	e receivalid sto hen the with the k. This i le: Whe h bit to h h bit to h n d 3 this In mod rupt flag gh the SM2 ap	ved 9th op bit was e serial standard results in en set to be transn s is the re le 0 it has g: This fla stop bit g: This fla stop bits	data bit s not rece port runs d 8052. V faster sy 1 serial re nitted in r ecceived 9 s no funct ag is set 1 in all ot ag is set s time in s bit. This	(RB8) is vived. In m s at a div Vhen set inchronou eception is modes 2 a th data bi ion. by hardwa her mode by hardw the othe s bit can b	0. In mode node 0, the vide by 1 to 1, the s s serial co s enabled, and 3. Thi t. In mode are at the es during are at the er modes be cleared	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise s bit is se e 1, if SM2 end of the serial tra e end of the during se only by s	M2 = 1, f controls the of the os ck become tion. e reception et and clea 2 = 0, RB8 e 8th bit tir nsmission he 8th bit erial reception oftware.	then RI v he serial j cillator. T e divide b n is disab ared by so ared by so 3 is the st me in mo time in mo time in mo time in mo	vill not b port cloc This give y 4 of th led. of tware a op bit th de 0, or t must b node 0, o wever th
REN: TB8: RB8: TI: RI: Serial	activated if a v lf set to 0, t compatibility v oscillator clock Receive enab This is the 9th desired. In modes 2 ar was received. Transmit inter the beginning cleared by sof Receive interr halfway throug restrictions of Data Buffer	e recei valid sto then the with the k. This i le: Whe h bit to b n bit b n b b b n b b b n b b b n b b b b	ved 9th op bit was e serial standarc results in en set to 7 be transn s is the re e 0 it has g: This fla stop bit g: This fla stop bits pply to thi	data bit not rece port runs 8052. V faster sy 1 serial re nitted in r eceived 9 s no funct ag is set 1 in all ot ag is set s time in s bit. This	(RB8) is vived. In m s at a div Vhen set inchronou eception is modes 2 a th data bi ion. by hardwa her mode by hardwa the othe s bit can b	0. In mode node 0, the vide by 1 to 1, the s s serial cc s enabled, and 3. Thi t. In mode are at the es during are at the er modes be cleared	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise s bit is se e 1, if SM2 end of the serial tra e end of the during se only by s	M2 = 1, f controls the of the os ck become ation. e reception et and clea 2 = 0, RB8 e 8th bit tir nsmission he 8th bit erial reception oftware.	then RI v he serial j cillator. T e divide b n is disab ared by so 3 is the st me in mov time in mov time in movin. Ho	vill not b port cloc This give y 4 of th led. of tware a op bit th de 0, or t must b node 0, o wever th
REN: TB8: RB8: TI: RI: Serial	activated if a v lf set to 0, t compatibility v oscillator clock Receive enab This is the 9th desired. In modes 2 ar was received. Transmit inter the beginning cleared by sof Receive interr halfway throug restrictions of Data Buffer	ie recei valid sto hen the with the k. This i le: Whe h bit to t n bit to t n d 3 this In mod rupt flag of the stware. SM2 ap Bit:	ved 9th op bit was e serial standard results in en set to be transn s is the re le 0 it has g: This fla stop bit g: This fla stop bits pply to thi	data bit not rece port runs 8052. V faster sy 1 serial re nitted in r eceived 9 s no funct ag is set 1 in all ot ag is set s time in s bit. This	(RB8) is vived. In m s at a div Vhen set nchronou eception is modes 2 a th data bi ion. by hardwa her mode by hardwa the othe s bit can b	0. In mode node 0, the vide by 1 to 1, the s s serial co s enabled, and 3. Thi t. In mode are at the es during are at the er modes be cleared	de 1, if S e SM2 bit 2 clock serial cloc ommunica otherwise s bit is se e 1, if SM2 end of the serial tra end of the during se only by s	M2 = 1, f controls the of the os ck become ation. e reception et and clea 2 = 0, RB8 e 8th bit tir nsmission he 8th bit erial reception oftware.	then RI v he serial j cillator. T e divide b n is disab ared by so ared by so 3 is the st me in mo time in mo time in mo time in mo tion. Ho	vill not b port cloc This give y 4 of the led. of tware a of tware a of bit the de 0, or t must b mode 0, or wever the ode 0, or

Mnemonic: SBUF

Address: 99h

SBUF.7-0: Serial data on the serial port 0 is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write access is to the transmit data buffer.

Port 2

W77LE58/W77L058A

nuvoTon

		RCAP2L.	7 RCAP	2L.6 RC/	AP2L.5 RC	AP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.0
	M	nemonic:			19	12		Address:	CAb	
RCAP:	2L: This regi RCAP2L reload m	ster is use is also use ode.	d to capt ed as the	ure the T LSB of a	L2 value a 16-bit re	when a load val	timer 2 is lue when t	configured	d in captur configured	e mode. in auto-
Timer	2 Capture M	ISB								
	Bit:	7	6	5	4		3	2	2p	0
	R	CAP2H.7	RCAP2H.	6 RCAP2	H.5 RCAP	2H.4 R0	CAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0
	M	nemonic:	RCAP2H					Address:	CBh	0
RCAP2	2H: This reg RCAP2H auto-relo	ister is use I is also us bad mode.	ed to capt sed as the	ure the ⁻ e MSB o	TH2 value f a 16-bit i	when a eload v	a timer 2 is alue wher	s configure n timer 2 is	ed in captu s configure	re mode. d in
Timer	2 LSB			_			_			23
		Bit:	7	6	5	4		2		
			TL2.7	1L2.6	TL2.5	1L2.4	4 1L2.	3 TL2.2	IL2.1	TL2.0
T I 0	M	nemonic: ⁻	TL2					Address:	CCh	
Timor	Timer 2 LS	ъВ								
Timera		Bit:	7	6	5	4	3	2	1	0
		Γ	TH2.7	TH2.6	TH2.5	TH2.	4 TH2.	3 TH2.2	2 TH2.1	TH2.0
	М	nemonic: ⁻	TH2					Address:	CDh	
TH2:	Timer 2 M	SB								
Progra	am Status V	Vord								
		Bit:	7	6	5	4	3	2	1	0
		Γ	CY	AC	F0	RS1	RS0	OV	F1	Р
	М	nemonic:	PSW				•	Address:	D0h	•
CY:	Carry flag: It is also us	Set for an sed as the	arithmet	ic operat ator for t	tion which he bit ope	results rations.	in a carry	being ger	erated fro	m the ALU.
AC:	Auxiliary ca	arry: Set w	hen the p	orevious	operation	resulted	d in a carr	y from the	high orde	nibble.
F0:	User flag C	: General	purpose	flag that	can be se	t or clea	ared by th	e user.		



RS.1-0: Register bank select bits:

RS0	Register bank	Address	
0	0	00-07h	
1	1	08-0Fh	
0	2	10-17h	
1	3	18-1Fh	
	RS0 0 1 0 1	RS0 Register bank 0 0 1 1 0 2 1 3	RS0 Register bank Address 0 0 00-07h 1 1 08-0Fh 0 2 10-17h 1 3 18-1Fh

OV: Overflow flag: Set when a carry was generated from the seventh bit but not from the 8th bit as a result of the previous operation, or vice-versa.

- F1: User Flag 1: General purpose flag that can be set or cleared by the user by software.
- P: Parity flag: Set/cleared by hardware to indicate odd/even number of 1's in the accumulator.

Watchdog Control

Bit:	7	6	5	4	3	2	25	0	
	SMOD_1	POR	-	-	WDIF	WTRF	EWT	RWT	
Mnemo	nic: WDCON	1		Address: D8h					

SMOD_1: This bit doubles the Serial Port 1 baud rate in mode 1, 2, and 3 when set to 1.

- POR: Power-on reset flag. Hardware will set this flag on a power up condition. This flag can be read or written by software. A write by software is the only way to clear this bit once it is set.
- WDIF: Watchdog Timer Interrupt Flag. If the watchdog interrupt is enabled, hardware will set this bit to indicate that the watchdog interrupt has occurred. If the interrupt is not enabled, then this bit indicates that the time-out period has elapsed. This bit must be cleared by software.
- WTRF: Watchdog Timer Reset Flag. Hardware will set this bit when the watchdog timer causes a reset. Software can read it but must clear it manually. A power-fail reset will also clear the bit. This bit helps software in determining the cause of a reset. If EWT = 0, the watchdog timer will have no affect on this bit.
- EWT: Enable Watchdog timer Reset. Setting this bit will enable the Watchdog timer Reset function.
- RWT: Reset Watchdog Timer. This bit helps in putting the watchdog timer into a know state. It also helps in resetting the watchdog timer before a time-out occurs. Failing to set the EWT before time-out will cause an interrupt, if EWDI (EIE.4) is set, and 512 clocks after that a watchdog timer reset will be generated if EWT is set. This bit is self-clearing by hardware.

The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by a power-on reset. EWT is set to 0 on a Power-on reset and unaffected by other resets.

All the bits in this SFR have unrestricted read access. POR, EWT, WDIF and RWT require Timed Access procedure to write. The remaining bits have unrestricted write accesses.



	INSTRUCTION	HEX OP-CODE	BYTES	W77L058 MACHINE CYCLES	W77L058 CLOCK CYCLES	8032 CLOCK CYCLES	W77L058 VS. 8032 SPEED RATIO
	MOV A, R5	ED	1	1 9	4	12	3
	MOV A, R6	EE	1	1	4	12	3
	MOV A, R7	EF	1	1	4	12	3
	MOV A, @R0	E6	1	1	4	12	3
	MOV A, @R1	E7	1	1	4	12	3
	MOV A, direct	E5	2	2	8	12	1.5
	MOV A, #data	74	2	2	8	12	1.5
	MOV R0, A	F8	1	1	4	12	3
	MOV R1, A	F9	1	1	4	12	3
	MOV R2, A	FA	1	1	4	12	3
	MOV R3, A	FB	1	1	4	12	3
	MOV R4, A	FC	1	1	4	12	3
	MOV R5, A	FD	1	1	4	12	3
	MOV R6, A	FE	1	1	4	12	3
	MOV R7, A	FF	1	1	4	12	3
	MOV R1, direct	A9	2	2	8	12	1.5
	MOV R2, direct	AA	2	2	8	12	1.5
	MOV R3, direct	AB	2	2	8	12	1.5
	MOV R4, direct	AC	2	2	8	12	1.5
	MOV R5, direct	AD	2	2	8	12	1.5
	MOV R6, direct	AE	2	2	8	12	1.5
	MOV R7, direct	AF	2	2	8	12	1.5
	MOV R0, #data	78	2	2	8	12	1.5
	MOV R1, #data	79	2	2	8	12	1.5
	MOV R2, #data	7A	2	2	8	12	1.5
	MOV R3, #data	7B	2	2	8	12	1.5
	MOV R4, #data	7C	2	2	8	12	1.5
	MOV R5, #data	7D	2	2	8	12	1.5
	MOV R6, #data	7E	2	2	8	12	1.5
	MOV R7, #data	7F	2	2	8	12	1.5
	MOV @R0, A	F6	1	1	4	12	3
	MOV @R1, A	F7	1	1	4	12	3
	MOV @R0, direct	A6	2	2	8	12	1.5
	MOV @R1, direct	A7	2	2	8	12	1.5

Table 3. Instruction Timing for W77L058, continued

6.3 Power Management

The W77L058 has several features that help the user to control the power consumption of the device. The power saving features are basically the POWER DOWN mode, ECONOMY mode and the IDLE mode of operation.

Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The ALE and PSEN pins are held high during the Idle state. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine(ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle mode.

The Idle mode can also be exited by activating the reset. The device can be put into reset either by applying a high on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the W77L058 is exiting from an Idle mode with a reset, the instruction following the one which put the device into Idle mode is not executed. So there is no danger of unexpected writes.

Economy Mode

The power consumption of microcontroller relates to operating frequency. The W77L058 offers a Economy mode to reduce the internal clock rate dynamically without external components. By default, one machine cycle needs 4 clocks. In Economy mode, software can select 4, 64 or 1024 clocks per machine cycle. It keeps the CPU operating at a acceptable speed but eliminates the power consumption. In the Idle mode, the clock of the core logic is stopped, but all clocked peripherals such as watchdog timer are still running at a rate of clock/4. In the Economy mode, all clocked peripherals run at the same reduced clocks rate as in core logic. So the Economy mode may provide a lower power consumption than idle mode.

Software invokes the Economy mode by setting the appropriate bits in the SFRs. Setting the bits CD0(PMR.6), CD1(PMR.7) decides the instruction cycle rate as below:





SOURCE VECTOR ADDRES		SOURCE	VECTOR ADDRESS
Timer 0 Overflow	000Bh	External Interrupt 0	0003h
Timer 1 Overflow	001Bh	External Interrupt 1	0013h
Timer 2 Interrupt	002Bh	Serial Port	0023h
External Interrupt 2	0043h	Serial Port 1	003Bh
External Interrupt 4	0053h	External Interrupt 3	004Bh
Watchdog Timer	0063h	External Interrupt 5	005Bh

Table 8. Vector locations for interrupt sources

The vector table is not evenly spaced; this is to accommodate future expansions to the device family.

Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what is was after the hardware LCALL, if the execution is to return to the interrupted program. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the interrupt service routine is completed, and would leave the controller still thinking that the service routine is underway.

Interrupt Response Time

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. In the case of external interrupts INTO to INT5, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags IEx will be set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the W77L058 is performing a write to IE, IP, EIE or EIP and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 12 machine cycles. This includes 1 machine cycle to detect the interrupt. 2 machine cycles to complete the IE, IP, EIE or EIP access, 5 machine cycles to complete the MUL or DIV instruction and 4 machine cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 machine cycles and not more than 12 machine cycles. The maximum latency of 12 machine cycle is 48 clock cycles. Note that in the standard 8051 the maximum latency is 8 machine cycles which equals 96 machine cycles. This is a 50% reduction in terms of clock periods.



MODE 3

Mode 3 has different operating methods for the two timer/counters. For timer/counter 1, mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. The logic for this mode is shown in the figure. TL0 uses the Timer/Counter 0 control bits C/\overline{T} , GATE, TR0, INT0 and TF0. The TL0 can be used to count clock cycles (clock/12 or clock/4) or 1-to-0 transitions on pin T0 as determined by C/T (TMOD.2). TH0 is forced as a clock cycle counter (clock/12 or clock/4) and takes over the use of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in cases where an extra 8 bit timer is needed. With Timer 0 in Mode 3, Timer 1 can still be used in Modes 0, 1 and 2., but its flexibility is somewhat limited. While its basic functionality is maintained, it no longer has control over its overflow flag TF1 and the enable bit TR1. Timer 1 can still be used as a timer/counter and retains the use of GATE and INT1 pin. In this condition it can be turned on and off by switching it out of and into its own Mode 3. It can also be used as a baud rate generator for the serial port.

7.1.2 Timer/Counter 2

Timer/Counter 2 is a 16 bit up/down counter which is configured by the T2MOD register and controlled by the T2CON register. Timer/Counter 2 is equipped with a capture/reload capability. As with the Timer 0 and Timer 1 counters, there exists considerable flexibility in selecting and controlling the clock, and in defining the operating mode. The clock source for Timer/Counter 2 may be selected for either the external T2 pin (C/T2 = 1) or the crystal oscillator, which is divided by 12 or 4 (C/T2 = 0). The clock is then enabled when TR2 is a 1, and disabled when TR2 is a 0.

MODE	RCLK+TCLK	CP/RL2	T2OE					
Auto-reload	0	0	0					
Capture	0	1	х					
Baud Rate Generator	1	Х	0					
Clock Out Mode	Х	0	1					

Timer/Counter2 Setting



The Watchdog timer should first be restarted by using RWT. This ensures that the timer starts from a known state. The RWT bit is used to restart the watchdog timer. This bit is self clearing, i.e. after writing a 1 to this bit the software will automatically clear it. The watchdog timer will now count clock cycles. The time-out interval is selected by the two bits WD1 and WD0 (CKCON.7 and CKCON.6). When the selected time-out occurs, the Watchdog interrupt flag WDIF (WDCON.3) is set. After the time-out has occurred, the watchdog timer waits for an additional 512 clock cycles. If the Watchdog Reset EWT (WDCON.1) is enabled, then 512 clocks after the time-out, if there is no RWT, a system reset due to Watchdog timer will occur. This will last for two machine cycles, and the Watchdog timer reset flag WTRF (WDCON.2) will be set. This indicates to the software that the watchdog was the cause of the reset.

When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the timer completes the selected time interval. The WDIF flag is polled to detect a timeout and the RWT allows software to restart the timer. The Watchdog timer can also be used as a very long timer. The interrupt feature is enabled in this case. Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.

The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. Using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. The code is first written without the watchdog interrupt or reset. Then the watchdog interrupt is enabled to identify code locations where interrupt occurs. The user can now insert instructions to reset the watchdog timer reset is enabled and the watchdog interrupt may be disabled. If any errant code is executed now, then the reset watchdog timer instructions will not be executed at the required instants and watchdog reset will occur.

The watchdog time-out selection will result in different time-out values depending on the clock speed. The reset, when enabled, will occur 512 clocks after the time-out has occurred.

WD1	WD0	WATCHDOG INTERVAL	NUMBER OF CLOCKS	TIME @ 1.8432 MHZ	TIME @ 10 MHZ	TIME @ 25 MHZ
0	0	2 ¹⁷	131072	71.11 mS	13.11 mS	5.24 mS
0	1	2 ²⁰	1048576	568.89 mS	104.86 mS	41.94 mS
1	0	2 ²³	8388608	4551.11 mS	838.86 mS	335.54 mS
1	1	2 ²⁶	67108864	36408.88 mS	6710.89 mS	2684.35 mS

Table 9. Time-out values for the Watchdog timer

The Watchdog timer will de disabled by a power-on/fail reset. The Watchdog timer reset does not disable the watchdog timer, but will restart it. In general, software should restart the timer to put it into a known state.

The control bits that support the Watchdog timer are discussed below.

7.1.8 Watchdog Control

- WDIF: WDCON.3 Watchdog Timer Interrupt flag. This bit is set whenever the time-out occurs in the watchdog timer. If the Watchdog interrupt is enabled (EIE.4), then an interrupt will occur (if the global interrupt enable is set and other interrupt requirements are met). Software or any reset can clear this bit.
- WTRF: WDCON.2 Watchdog Timer Reset flag. This bit is set whenever a watchdog reset occurs. This bit is useful for determined the cause of a reset. Software must read it, and clear it manually. A Power-fail reset will clear this bit. If EWT = 0, then this bit will not be affected by the watchdog timer.
- EWT: WDCON.1 Enable Watchdog timer Reset. This bit when set to 1 will enable the Watchdog timer reset function. Setting this bit to 0 will disable the Watchdog timer reset function, but will leave the timer running.
- RWT: WDCON.0 Reset Watchdog Timer. This bit is used to clear the Watchdog timer and to restart it. This bit is self-clearing, so after the software writes 1 to it the hardware will automatically clear it. If the Watchdog timer reset is enabled, then the RWT has to be set by the user within 512 clocks of the time-out. If this is not done then a Watchdog timer reset will occur.

nuvoton

7.1.9 Clock Control

WD1, WD0: CKCON.7, CKCON.6 - Watchdog Timer Mode select bits. These two bits select the timeout interval for the watchdog timer. The reset time is 512 clock longer than the interrupt time-out value.

The default Watchdog time-out is 2¹⁷ clocks, which is the shortest time-out period. The EWT, WDIF and RWT bits are protected by the Timed Access procedure. This prevents software from accidentally enabling or disabling the watchdog timer. More importantly, it makes it highly improbable that errant code can enable or disable the watchdog timer.

Serial Port

Serial port in the W77L058 is a full duplex port. The W77L058 provides the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode the W77L058 generates the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receive buffer register. The serial port can operate in four different modes as described below.

MODE 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the W77L058 whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is transmitted/received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This baud rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and the W77L058.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the W77L058 and the device at the other end of the line. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock period before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD or Tx. latched when the TxD clock is low.

SM1	SM0	MODE	TYPE	BAUD CLOCK	FRAME SIZE	START BIT	STOP BIT	9TH BIT FUNCTION
0	0	0	Synch.	4 or 12 TCLKS	8 bits	No	No	None
0	1	1	Asynch.	Timer 1 or 2	10 bits	1	1	None
1	0	2	Asynch.	32 or 64 TCLKS	11 bits	1	1	0, 1
1	1	3	Asynch.	Timer 1 or 2	11 bits	1	1	0, 1

Table 10. Serial Ports Modes

Framing Error Detection

A Frame Error occurs when a valid stop bit is not detected. This could indicate incorrect serial data communication. Typically the frame error is due to noise and contention on the serial communication line. The W77L058 has the facility to detect such framing errors and set a flag which can be checked by software.

The Frame Error FE(FE_1) bit is located in SCON.7(SCON1.7). This bit is normally used as SM0 in the standard 8051 family. However, in the W77L058 it serves a dual function and is called SM0/FE (SM0_1/FE_1). There are actually two separate flags, one for SM0 and the other for FE. The flag that is actually accessed as SCON.7(SCON1.7) is determined by SMOD0 (PCON.6) bit. When SMOD0 is set to 1, then the FE flag is indicated in SM0/FE. When SMOD0 is set to 0, then the SM0 flag is indicated in SM0/FE.

The FE bit is set to 1 by hardware but must be cleared by software. Note that SMOD0 must be 1 while reading or writing to FE or FE_1. If FE is set, then any following frames received without any error will not clear the FE flag. The clearing has to be done by software.

Multiprocessor Communications

Multiprocessor communications makes use of the 9th data bit in modes 2 and 3. In the W77L058, the RI flag is set only if the received byte corresponds to the Given or Broadcast address. This hardware feature eliminates the software overhead required in checking every received address, and greatly simplifies the software programmer task.

In the multiprocessor communication mode, the address bytes are distinguished from the data bytes by transmitting the address with the 9th bit set high. When the master processor wants to transmit a block of data to one of the slaves, it first sends out the address of the targeted slave (or slaves). All the slave processors should have their SM2 bit set high when waiting for an address byte. This ensures that they will be interrupted only by the reception of a address byte. The Automatic address recognition feature ensures that only the addressed slave will be interrupted. The address comparison is done in hardware not software.

The addressed slave clears the SM2 bit, thereby clearing the way to receive data bytes. With SM2 = 0, the slave will be interrupted on the reception of every single complete frame of data. The unaddressed slaves will be unaffected, as they will be still waiting for their address. In Mode 1, the 9th bit is the stop bit, which is 1 in case of a valid frame. If SM2 is 1, then RI is set only if a valid frame is received and the received byte matches the Given or Broadcast address.

The Master processor can selectively communicate with groups of slaves by using the Given Address. All the slaves can be addressed together using the Broadcast Address. The addresses for each slave are defined by the SADDR and SADEN SFRs. The slave address is an 8-bit value specified in the SADDR SFR. The SADEN SFR is actually a mask for the byte value in SADDR. If a bit position in SADEN is 0, then the corresponding bit position in SADDR is don't care. Only those bit positions in SADDR whose corresponding bits in SADEN are 1 are used to obtain the Given Address. This gives the user flexibility to address multiple slaves without changing the slave address in SADDR.

B0: Lock bit

This bit is used to protect the customer's program code in the W77L058. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the ROM data and Special Setting Registers can not be accessed again.

B1: MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.



W77LE58/W77L058A

nuvoTon

Expanded External Data Memory and Oscillator



Figure B



13. PACKAGE DIMENSIONS

13.1 40-pin DIP



13.2 44-pin PLCC

