



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8032
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	45
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/upsd3354d-40u6

Contents UPSD33xx

# **Contents**

2/272

1	Desc	cription		. 18
2	Pin o	descript	tions	. 20
3	UPS	D33xx h	nardware description	. 26
4	Mem	ory org	anization	. 28
	4.1	Interna	al memory (MCU, standard 8032 memory: DATA, IDATA, SFR)	. 29
		4.1.1	DATA memory	29
		4.1.2	IDATA memory	29
		4.1.3	SFR memory	29
	4.2	Extern	al memory (PSD module: program memory, data memory)	. 29
		4.2.1	Program memory	30
		4.2.2	Data memory	30
		4.2.3	Memory placement	30
5	8032	MCU c	ore performance enhancements	. 32
	5.1	Pre-Fe	etch Queue (PFQ) and Branch Cache (BC)	. 33
	5.2	PFQ e	xample, multi-cycle instructions	. 34
	5.3	Aggreg	gate performance	. 34
6	MCU	modul	e description	. 36
7	8032	MCU re	egisters	. 37
	7.1	Stack I	Pointer (SP)	. 37
	7.2	Data P	Pointer (DPTR)	. 37
	7.3	Progra	m Counter (PC)	. 37
	7.4	Accum	nulator (ACC)	. 38
	7.5	B regis	ster (B)	. 38
	7.6	_	al purpose registers (R0 - R7)	
	7.7			
		7.7.1	Carry flag (CY)	
		7.7.2	Auxiliary Carry flag (AC)	
		7.7.3	General purpose flag (F0)	

Doc ID 9685 Rev 7

**577** 

		27.4.38	PLD I/O mode
		27.4.39	Latched address output mode
		27.4.40	Peripheral I/O mode
		27.4.41	JTAG ISP mode
		27.4.42	Other port capabilities
		27.4.43	Port pin drive options
		27.4.44	Drive select registers
		27.4.45	Enable Out registers
		27.4.46	Individual port structures
		27.4.47	Port A structure
		27.4.48	Port B structure
		27.4.49	Port C structure
		27.4.50	Port D structure
		27.4.51	Power management
		27.4.52	Automatic Power-down (APD)
		27.4.53	Forced Power-down (FDP)228
		27.4.54	Chip Select Input (CSI)230
		27.4.55	PLD non-turbo mode
		27.4.56	PLD current consumption
		27.4.57	Turbo mode current consumption
		27.4.58	Non-turbo mode current consumption
		27.4.59	PLD blocking bits
		27.4.60	Blocking 8032 bus control signals
		27.4.61	Blocking common clock, CLKIN
	27.5	PSD mo	odule reset conditions
		27.5.1	JTAG ISP and JTAG debug233
		27.5.2	JTAG chaining inside the package
		27.5.3	In-system programming
		27.5.4	4-pin JTAG ISP (default)
		27.5.5	6-pin JTAG ISP (optional)
		27.5.6	Recommended JTAG connector
		27.5.7	Chaining UPSD33xx devices
		27.5.8	Debugging the 8032 MCU module
		27.5.9	JTAG security setting
		27.5.10	Initial delivery state241
28	AC/D	C param	neters

List of tables UPSD33xx

Table 49.	Number of MCU_CLK periods required to optimize bus transfer rate	
Table 50.	WDKEY: Watchdog Timer Key register (SFR AEh, reset value 55h)	92
Table 51.	WDKEY register bit definition	
Table 52.	WDRST: Watchdog Timer Reset Counter register (SFR A6h, reset value 00h)	92
Table 53.	WDRST register bit definition	
Table 54.	TCON: Timer Control register (SFR 88h, reset value 00h)	95
Table 55.	TCON register bit definition	
Table 56.	TMOD: Timer Mode register (SFR 89h, reset value 00h)	97
Table 57.	TMOD register bit definition	
Table 58.	T2CON: Timer 2 Control register (SFR C8h, reset value 00h)	
Table 59.	T2CON register bit definition	
Table 60.	Timer/counter 2 operating modes	
Table 61.	Commonly used baud rates generated from Timer 2 (T2CON = 34h)	
Table 62.	UART operating modes	
Table 63.	SCON0: Serial Port UART0 Control register (SFR 98h, reset value 00h)	
Table 64.	SCON0 register bit definition	
Table 65.	SCON1: Serial Port UART1 Control register (SFR D8h, reset value 00h)	
Table 66.	SCON1 register bit definition	
Table 67.	Commonly used baud rates generated from Timer 1	
Table 68.	IRDACON register (SFR CEh, Reset Value 0Fh)	
Table 69.	RDACON register bit definition	. 120
Table 70.	Recommended CDIV[4:0] values to generate SIRClk (default CDIV[4:0] = 0Fh, 15 decimal)	
T 11 74		
Table 71.	Serial Control register S1CON (SFR DCh, Reset Value 00h)	
Table 72.	S1CON register bit definition	
Table 73.	Selection of the SCL frequency in Master mode based on f <sub>OSC</sub> examples	
Table 74.	S1STA: I <sup>2</sup> C Interface Status register (SFR DDh, reset value 00h)	
Table 75.	S1STA register bit definition	
Table 76.	S1DAT: I2C Data Shift register (SFR DEh, reset value 00h)	101
Table 77. Table 78.	S1ADR: I2C Address register (SFR DFh, reset value 00h)	
Table 76.	S1ADR register bit definition	. ISI 122
Table 79.	S1SETUP: I <sup>2</sup> C START Condition Sample Setup register (SFR DBh, reset value 00h).	
Table 81.	S1SETUP register bit definition	122
Table 81.	Number of I <sup>2</sup> C bus samples taken after 1-to-0 transition on SDA (START condition)	
Table 83.	Start condition hold time	
Table 84.	S1SETUP examples for various I <sup>2</sup> C bus speeds and oscillator frequencies	
Table 85.	SPICON0: Control register 0 (SFR D6h, Reset Value 00h)	
Table 86.	SPICON0 register bit definition	
Table 87.	SPICON1: SPI Interface Control register 1 (SFR D7h, Reset Value 00h)	
Table 88.	SPICON1 register bit definition	
Table 89.	SPICLKD: SPI Prescaler (Clock Divider) register (SFR D2h, Reset Value 04h)	
Table 90.	SPICLKD register bit definition	
Table 91.	SPISTAT: SPI Interface Status register (SFR D3h, Reset Value 02h)	
Table 92.	SPISTAT register bit definition	
Table 93.	ACON register (SFR 97h, Reset Value 00h)	
Table 94.	ACON register bit definition	
Table 95.	ADCPS register bit definition (SFR 94h, Reset Value 00h)	
Table 96.	ADAT0 register (SFR 95H, Reset Value 00h)	
Table 97.	ADAT1 register (SFR 96h, Reset Value 00h)	
Table 98.	PCA0 and PCA1 registers	
Table 99.	CCON2 register (SFR 0FBh, Reset Value 10h)	

Pin descriptions UPSD33xx

Table 2. Pin definitions (continued)

Port pin	Signal	80-Pin	52-Pin	In/Out -		Function	
Port pili	name	num.	num. <sup>(1)</sup>	iii/Out	Basic	Alternate 1	Alternate 2
P4.6	SPITXD TCM5	19	15	I/O	General I/O port pin	PCA1-TCM5	SPI Transmit (SPITxD)
P4.7	SPISEL PCACL K1	18	14	I/O	General I/O port pin	PCACLK1	SPI Slave Select (SPISEL)
AV <sub>REF</sub>		70	N/A	I	Reference voltage input for ADC. Connect AV <sub>REF</sub> to V <sub>CC</sub> if the ADC is not used.		
RD		65	N/A	0	READ Signal, external bus		
WR		62	N/A	0	WRITE Signal, external bus		
PSEN		63	N/A	0	PSEN Signal, external bus		
ALE		4	N/A	0	Address Latch signal, external bus		
RESET_IN		68	44	I	Active low reset input		
XTAL1		48	31	I	Oscillator input pin for system clock		
XTAL2		49	32	0	Oscillator output pin for system clock		
DEBUG		8	5	I/O	I/O to the MCU debug unit		

### 4 Memory organization

The 8032 MCU core views memory on the MCU module as "internal" memory and it views memory on the PSD module as "external" memory, see *Figure 5* 

Internal memory on the MCU module consists of DATA, IDATA, and SFRs. These standard 8032 memories reside in 384 bytes of SRAM located at a fixed address space starting at address 0x0000.

External memory on the PSD module consists of four types: main Flash (64, 128, or 256 Kbytes), a smaller secondary Flash (16 or 32 Kbytes), SRAM (2, 8, or 32 Kbytes), and a block of PSD module control registers called CSIOP (256 bytes). These external memories reside at programmable address ranges, specified using the software tool PSDsoft Express. See the *Section 27: PSD module on page 164* of this document for more details on these memories.

External memory is accessed by the 8032 in two separate 64 Kbyte address spaces. One address space is for program memory and the other address space is for data memory. Program memory is accessed using the 8032 signal,  $\overline{\text{PSEN}}$ . Data memory is accessed using the 8032 signals,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ . If the 8032 needs to access more than 64 Kbytes of external program or data memory, it must use paging (or banking) techniques provided by the Page register in the PSD module.

Note:

When referencing program and data memory spaces, it has nothing to do with 8032 internal SRAM areas of DATA, IDATA, and SFR on the MCU module. Program and data memory spaces only relate to the external memories on the PSD module.

External memory on the PSD module can overlap the internal SRAM memory on the MCU module in the same physical address range (starting at 0x0000) without interference because the 8032 core does not assert the  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  signals when accessing internal SRAM.

Internal SRAM on **External Memory on MCU Module PSD Module** Main · External memories may be placed at virtually Flash any address using software tool PSDsoft Express. Fixed Addresses 384 Bytes SRAM • The SRAM and Flash memories may be placed in 8032 Program Space or Data Space using Indirect 128 Bytes PSDsoft Express. Addressing • Any memory in 8032 Data Space is XDATA. **IDATA SFR** 64KB, Secondary Direct 128KB. Flash **SRAM** 128 Bytes Addressing 80 or 256KB 128 Bytes 2KB. 16KB **CSIOP** 8KB, DATA or 32KB 32KB 256 Bytes Direct or Indirect Addressing 0 AI07843

Figure 5. UPSD33xx memories

Figure 8. PFQ operation on multi-cycle instructions




Figure 9. UPSD33xx multi-cycle instructions compared to standard 8032




Table 5. SFR memory map with direct address and reset value

SFR addr	SFR			Bit na	ame and <bi< th=""><th>Address&gt;</th><th></th><th></th><th></th><th>Reset value</th><th>Reg. descr.</th></bi<>	Address>				Reset value	Reg. descr.		
(hex)	name	7 6 5 4 3 2 1 0							(hex)	with link			
80			_										
81	SP		SP[7:0]										
82	DPL				DPL[7:0	]				00	Section 7.2		
83	DPH				DPH[7:0	]				00	on page 37		
84					RES	SERVED							
85	DPTC	-	AT	-	-	_	С	PSEL[2:0]		00	Table 13 on page 56		
86	DPTM	-	-	-	-	MD1	[1:0]	MD0[	1:0]	00	Table 15 on page 57		
87	PCON	SMOD0	SMOD1	-	POR	RCLK1	TCLK1	PD	IDLE	00	Table 31 on page 72		
88 <sup>(1)</sup>	TCON	TF1 <8Fh>	TR1 <8Eh>	TF0 <8Dh>	TR0 <8Ch>	IE1 <8Bh>	IT1 <8Ah>	IE0 <89h>	IT0 <88h>	00	Table 54 on page 95		
89	TMOD	GATE	С/Т	M1	МО	GATE	C/T	M1	MO	00	Table 56 on page 97		
8A	TL0				TL0[7:0					00			
8B	TL1				TL1[7:0					00	Section 20.1 on page 94		
8C	TH0				TH0[7:0	]				00			
8D	TH1				TH1[7:0	]				00			
8E	P1SFS0				P1SFS0[7	:0]				00	Table 41 on page 83		
8F	P1SFS1				P1SFS1[7	:0]				00	Table 42 on page 83		
90 <sup>(1)</sup>	P1	P1.7 <97h>	P1.6 <96h>	P1.5 <95h>	P1.4 <94h>	P1.3 <93h>	P1.2 <92h>	P1.1 <91h>	P1.0 <90h>	FF	Table 33 on page 80		
91	P3SFS				P3SFS[7:	0]				00	Table 39 on page 83		
92	P4SFS0				P4SFS0[7	:0]				00	Table 44 on page 84		
93	P4SFS1				P4SFS1[7	:0]				00	Table 45 on page 84		
94	ADCPS	-	-	-	-	ADCCE	Δ	DCPS[2:0]		00	Table 95 on page 152		
95	ADAT0				ADATA[7:	0]				00	Table 96 on page 152		
96	ADAT1	ADATA[9:8]							00	Table 97 on page 152			
97	ACON	AINTF AINTEN ADEN ADS[2:0] ADST ADSF						00	Table 93 on page 151				
98 <sup>(1)</sup>	SCON0	SM0 <9Fh>	SM1 <9Eh>	SM2 <9Dh>	REN <9Ch>	TB8 <9Bh>	RB8 <9Ah>	TI <99h>	RI <9h8>	00	Table 63 on page 108		
99	SBUF0		SBUF0[7:0]								Figure 24 on page 104		
9A					RES	SERVED							
9B			<u> </u>		RES	SERVED			<u> </u>				

**577** 

### 19 Supervisory functions

Supervisory circuitry on the MCU module will issue an internal reset signal to the MCU module and simultaneously to the PSD module as a result of any of the following four events:

- The external RESET\_IN pin is asserted
- The low voltage Detect (LVD) circuitry has detected a voltage on V<sub>CC</sub> below a specific threshold (power-on or voltage sags)
- The JTAG debug interface has issued a reset command
- The Watch Dog Timer (WDT) has timed out


The resulting internal reset signal, MCU\_RESET, will force the 8032 into a known reset state while asserted, and then 8032 program execution will jump to the reset vector at program address 0000h just after MCU\_RESET is deasserted. The MCU module will also assert an active low internal reset signal, RESET, to the PSD module. If needed, the signal RESET can be driven out to external system components through any PLD output pin on the PSD module. When driving this "RESET\_OUT" signal from a PLD output, the user can choose to make it either active-high or active-low logic, depending on the PLD equation.

### 19.1 External reset input pin, RESET\_IN

The RESET\_IN pin can be connected directly to a mechanical reset switch or other device which pulls the signal to ground to invoke a reset.

RESET\_IN is pulled up internally and enters a Schmitt trigger input buffer with a voltage hysteresis of  $V_{RST\_HYS}$  for immunity to the effects of slow signal rise and fall times, as shown in *Figure 19*. RESET\_IN is also filtered to reject a voltage spike less than a duration of  $t_{RST\_FIL}$ . The RESET\_IN signal must be maintained at a logic '0' for at least a duration of  $t_{RST\_LO\_IN}$  while the oscillator is running. The resulting MCU\_RESET signal will last only as long as the RESET\_IN signal is active (it is not stretched). Refer to the Supervisor AC specifications in *Table 187 on page 262* at the end of this document for these parameter values.

Figure 19. Supervisor Reset generation



UPSD33xx Serial UART interfaces

Table 64. SCON0 register bit definition (continued)

Bit	Symbol	R/W	Definition				
1	TI	R,W	Transmit Interrupt flag.  Causes interrupt at end of 8th bit time when transmitting in mode 0, or at beginning of stop bit transmission in other modes. Must clear flag with firmware.				
0	RI	R,W	Receive Interrupt flag.  Causes interrupt at end of 8th bit time when receiving in mode 0, or halfway through stop bit reception in other modes (see SM2 for exception). Must clear this flag with firmware.				

Table 65. SCON1: Serial Port UART1 Control register (SFR D8h, reset value 00h)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

Table 66. SCON1 register bit definition

Bit	Symbol	R/W	Definition
7	SMO	R,W	Serial Mode Select, See Table 62 on page 107. Important, notice bit order of SM0 and SM1.  [SM0:SM1] = 00b, mode 0  [SM0:SM1] = 01b, mode 1  [SM0:SM1] = 10b, mode 2  [SM0:SM1] = 11b, mode 3
6	SM1	R,W	
5	SM2	R,W	Serial Multiprocessor Communication Enable.  Mode 0: SM2 has no effect but should remain 0.  Mode 1: If SM2 = 0 then stop bit ignored. SM2 =1 then RI active if stop bit = 1.  Mode 2 and 3: Multiprocessor Comm Enable. If SM2=0, 9th bit is ignored. If SM2=1, RI active when 9th bit = 1.
4	REN	R,W	Receive Enable.  If REN=0, UART reception disabled. If REN=1, reception is enabled
3	TB8	R,W	TB8 is assigned to the 9th transmission bit in mode 2 and 3. Not used in mode 0 and 1.
2	RB8	R,W	Mode 0: RB8 is not used.  Mode 1: If SM2 = 0, the RB8 is the level of the received stop bit.  Mode 2 and 3: RB8 is the 9th data bit that was received in mode 2 and 3.

Serial UART interfaces UPSD33xx

						Timer 1			
UART mode	f <sub>OSC</sub> (MHz)	Desired baud rate	Resultant baud rate	Baud rate deviation	SMOD bit in PCON	C/T Bit in TMOD	Timer mode in TMOD	TH1 Reload value (hex)	
Modes 1 or 3	3.6864	9600 Hz	9600 Hz	0	1	0	2	FE	
Modes 1 or 3	1.8432	9600 Hz	9600 Hz	0	1	0	2	FF	
Modes 1 or 3	1.8432	4800 Hz	4800 Hz	0	1	0	2	FE	

Table 67. Commonly used baud rates generated from Timer 1 (continued)

#### 21.4 More about UART mode 0

Refer to the block diagram in *Figure 27 on page 113*, and timing diagram in *Figure 28 on page 113*.

Transmission is initiated by any instruction which writes to the SFR named SBUF. At the end of a write operation to SBUF, a 1 is loaded into the 9th position of the transmit shift register and tells the TX Control unit to begin a transmission. Transmission begins on the following MCU machine cycle, when the "SEND" signal is active in *Figure 28 on page 113*.

SEND enables the output of the shift register to the alternate function on the port containing pin RxD, and also enables the SHIFT CLOCK signal to the alternate function on the port containing the pin, TxD. At the end of each SHIFT CLOCK in which SEND is active, the contents of the transmit shift register are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the '1' that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift, then deactivate SEND, and then set the interrupt flag TI. Both of these actions occur at S1P1.

Reception is initiated by the condition REN = 1 and RI = 0. At the end of the next MCU machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE. RECEIVE enables the SHIFT CLOCK signal to the alternate function on the port containing the pin, TxD. Each pulse of SHIFT CLOCK moves the contents of the receive shift register one position to the left while RECEIVE is active. The value that comes in from the right is the value that was sampled at the RxD pin. As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the right-most position arrives at the left-most position in the shift register, it flags the RX Control unit to do one last shift, and then it loads SBUF. After this, RECEIVE is cleared, and the receive interrupt flag RI is set.

UPSD33xx Serial UART interfaces

Figure 27. UART mode 0, block diagram






Figure 28. UART mode 0, timing diagram



UPSD33xx I<sup>2</sup>C interface





I<sup>2</sup>C interface UPSD33xx

 ubic 70.	io rei enzien en de								
Bit	Symbol	R/W	Function						
7:1	SLA[6:0]	LA[6:0] R/W	Stores desired 7-bit device address, used when SIOE is in Slave mode.						
0	_	_	Not used						

Table 79. S1ADR register bit definition

## 23.12 I<sup>2</sup>C START sample setting (S1SETUP)

The S1SETUP register (*Table 80 on page 132*) determines how many times an I<sup>2</sup>C bus START condition will be sampled before the SIOE validates the START condition, giving the SIOE the ability to reject noise or illegal transmissions.

Because the minimum duration of an START condition varies with  $I^2C$  bus speed ( $f_{SCL}$ ), and also because the UPSD33xx may be operated with a wide variety of frequencies ( $f_{OSC}$ ), it is necessary to scale the number of samples per START condition based on  $f_{OSC}$  and  $f_{SCL}$ .

In Slave mode, the SIOE recognizes the beginning of a START condition when it detects a 1-to-0 transition on the SDA bus line while the SCL line is high (see *Figure 38 on page 124*). The SIOE must then validate the START condition by sampling the bus lines to ensure SDA remains low and SCL remains high for a minimum amount of hold time, t<sub>HLDSTA</sub>. Once validated, the SIOE begins receiving the address byte that follows the START condition.

If the EN\_SS Bit (in the S1SETUP register) is not set, then the SIOE will sample only once after detecting the 1-to-0 transition on SDA. This single sample is taken 1/f<sub>OSC</sub> seconds after the initial 1-to-0 transition was detected. However, more samples should be taken to ensure there is a valid START condition.

To take more samples, the SIOE should be initialized such that the EN\_SS Bit is set, and a value is written to the SMPL\_SET[6:0] field of the S1SETUP register to specify how many samples to take. The goal is to take a good number of samples during the minimum START condition hold time,  $t_{\text{HLDSTA}}$ , but no so many samples that the bus will be sampled after  $t_{\text{HLDSTA}}$  expires.

*Table 82* describes the relationship between the contents of S1SETUP and the resulting number of I<sup>2</sup>C bus samples that SIOE will take after detecting the 1-to-0 transition on SDA of a START condition.

Note: Important: Keep in mind that the time between samples is always 1/f<sub>OSC</sub>.

The minimum START condition hold time, t<sub>HLDSTA</sub>, is different for the three common I<sup>2</sup>C speed categories per *Table 83 on page 133*.

Table 80. S1SETUP: I<sup>2</sup>C START Condition Sample Setup register (SFR DBh, reset value 00h)

		<u>,                                      </u>								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
EN_SS		SMPL_SET[6:0]								

#### 27.1.14 I/O ports

For 80-pin UPSD33xx devices, the PSD module has 22 individually configurable I/O pins distributed over four ports (these I/O are in addition to I/O on MCU module). For 52-pin UPSD33xx devices, the PSD module has 13 individually configurable I/O pins distributed over three ports. See *Figure 73 on page 219* for I/O port pin availability on these two packages.

I/O port pins on the PSD module (Ports A, B, C, and D) are completely separate from the port pins on the MCU module (Ports 1, 3, and 4). They even have different electrical characteristics. I/O port pins on the PSD module are accessed by csiop registers, or they are controlled by PLD equations. Conversely, I/O Port pins on the MCU module are controlled by the 8032 SFR registers.

Table 113. General I/O pins on PSD module

Pkg	Port A	Port B	Port D	Port D	Total
52-pin	0	8	4	1	13
80-pin	8	8	4	2	22

Note: Four pins on Port C are dedicated to JTAG, leaving four pins for general I/O.

Each I/O pin on the PSD module can be individually configured for different functions on a pin-by-pin basis (*Figure 68 on page 208*). Following are the available functions on PSD module I/O pins.

- MCU I/O: 8032 controls the output state of each port pin or it reads input state of each port pin, by accessing csiop registers at run-time. The direction (in or out) of each pin is also controlled by csiop registers at run-time.
- PLD I/O: PSDsoft Express logic equations and pin configuration selections determine if pins are connected to OMC outputs or IMC inputs. This is a static and non-volatile configuration. Port pins connected to PLD outputs can no longer be driven by the 8032 using MCU I/O output mode.
- Latched MCU Address Output: Port A or Port B can output de-multiplexed 8032 address signals A0 - A7 on a pin-by-pin basis as specified in csiop registers at runtime. In addition, Port B can also be configured to output de-multiplexed A8-A15 in PSDsoft Express.
- Data Bus Repeater: Port A can bi-directionally buffer the 8032 data bus (demultiplexed) for a specified address range in PSDsoft Express. This is referred to as Peripheral I/O mode in this document.
- Open Drain Outputs: Some port pins can function as open-drain as specified in csiop registers at run-time.
- Pins on Port D can be used for **external chip-select** outputs originating from the DPLD, without consuming OMC resources within the GPLD.

PSD module UPSD33xx

#### 27.2.5 Alternative mapping schemes


Here are more possible memory maps for the UPSD3333.

Note:

Mapping examples would be slightly different for UPSD3312, UPSD3334, and UPSD3354 because of the different sizes of individual Flash memory sectors and SRAM as defined in Table 119 on page 193.

- Figure 54 on page 174 Place the larger main Flash memory into program space, but split the secondary Flash in half, placing two of it's sectors into XDATA space and remaining two sectors into program space. This method allows the designer to put IAP code (or boot code) into two sectors of secondary Flash in program space, and use the other two secondary Flash sectors for data storage, such as EEPROM emulation in XDATA space.
- Figure 55 on page 175 Place both the Main and secondary Flash memories into program space for maximum code storage, with no Flash memory in XDATA space.






8032 XDATA SPACE 8032 PROGRAM SPACE (PSEN)  $(\overline{RD} \text{ and } \overline{WR})$ Page Page Page Page Page X 3 **FFFFh** FFFFh fs3 fs5 fs7 16KB 16KB 16KB 16KB C000h fs4 fs0 fs2 fs6 16KB 16KB 16KB 16KB System I/O 8000h csboot3, 8KB Common Memory to All Pages 6000h csboot2, 8KB 4000h Common Memory to All Pages csboot1, 8KB 2100h csiop, 256B Common Memory to All Pages 2000h 2000h csboot0, 8KB rs0. 8KB 0000h Common Memory to All Pages 0000h AI09175

Figure 55. Mapping: all Flash in code space

Figure 56 on page 175 Place the larger main Flash memory into XDATA space and
the smaller secondary Flash into program space for systems that need a large amount
of Flash for data recording or large look-up tables, and not so much Flash for 8032
firmware.

Figure 56. Mapping: small code / big data



It is also possible to "reclassify" the Flash memories during runtime, moving the memories between XDATA memory space and program memory space on-the-fly. This essentially means that the user can override the initial setting during run-time by writing to a csiop register (the VM register). This is useful for IAP, because standard 8051 architecture does not allow writing to program space. For example, if the user wants to update firmware in main Flash memory that is residing in program space, the user can temporarily "reclassify" the main Flash memory into XDATA space to erase and rewrite it while executing IAP code

The Port Data Buffer (PDB) provides feedback to the 8032 and allows only one source at a time to be read when the 8032 reads various csiop registers. There is one PDB for each port pin enabling the 8032 to read the following on a pin-by-pin basis:

- MCU I/O signal direction setting (csiop Direction reg)
- 2. Pin drive type setting (csiop Drive Select reg)
- 3. Latched Addr Out mode setting (csiop Control reg)
- 4. MCU I/O pin output setting (csiop Data Out reg)
- 5. Output Enable of pin driver (csiop Enable Out reg)
- MCU I/O pin input (csiop Data In reg)

A port pin's output enable signal is controlled by a two input OR gate whose inputs come from: a product term of the AND-OR array; the output of the csiop Direction register. If an output enable from the AND-OR Array is not defined, and the port pin is not defined as an OMC output, and if Peripheral I/O mode is not used, then the csiop Direction register has sole control of the OE signal.

As shown in *Figure 68 on page 208*, a physical port pin is connected to the I/O Port logic and is also separately routed to an IMC, allowing the 8032 to read a port pin by two different methods (MCU I/O input mode or read the IMC).

### 27.4.36 Port operating modes

I/O Port logic has several modes of operation. *Table 125 on page 204* summarizes which modes are available on each port. Each of the port operating modes are described in following sections. Some operating modes can be defined using PSDsoft Express, and some by the 8032 writing to the csiop registers at run-time, and some require both. For example, PLD I/O, Latched Address Out, and Peripheral I/O modes must be defined in PSDsoft Express and programmed into the device using JTAG, but an additional step must happen at run-time to activate Latched Address Out mode and Peripheral I/O mode, but not needed for PLD I/O. In another example, MCU I/O mode is controlled completely by the 8032 at run-time and only a simple pin name declaration is needed in PSDsoft Express for documentation.

*Table 131 on page 209* summarizes what actions are needed in PSDsoft Express and what actions are required by the 8032 at run-time to achieve the various port functions.

Table 138. MCU I/O Mode Port C Data Out register (address = csiop + offset 12h)(1)(2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC7	N/A	N/A	PC4	PC3	PC2	N/A	N/A

- 1. For each bit, 1 = drive port pin to logic '1,' 0 = drive port pin to logic '0'
- 2. Default state of register is 00h after reset or power-up

Table 139. MCU I/O Mode Port D Data Out register (address = csiop + offset 13h)(1)(2)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ĺ	N/A	N/A	N/A	N/A	N/A	PD2 <sup>(3)</sup>	PD1	N/A

- 1. For each bit, 1 = drive port pin to logic '1,' 0 = drive port pin to logic '0'
- 2. Default state for register is 00h after reset or power-up
- 3. Not available on 52-pin UPSD33xx devices

Table 140. MCU I/O Mode Port A Direction register (address=csiop+offset 06h)<sup>(1)(2)(3)</sup>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0

- 1. Port A not available on 52-pin UPSD33xx devices
- 2. For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin
- 3. Default state for register is 00h after reset or power-up

Table 141. MCU I/O Mode Port B Direction Inregister (address=csiop+offset 07h)<sup>(1)(2)</sup>

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0

- 1. For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin
- 2. Default state for register is 00h after reset or power-up

Table 142. MCU I/O Mode Port C Direction register (address = csiop + offset 14h) $^{(1)(2)}$ 

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC7	N/A	N/A	PC4	PC3	PC2	N/A	N/A

- 1. For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin
- 2. Default state for register is 00h after reset or power-up

Table 143. MCU I/O Mode Port DDirection register (address = csiop + offset 15h) $^{(1)(2)}$ 

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
N/A	N/A	N/A	N/A	N/A	PD2 <sup>(3)</sup>	PD1	N/A

- 1. For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin
- 2. Default state for register is 00h after reset or power-up
- 3. Not available on 52-pin UPSD33xx devices

The Debug signal should always be pulled up externally with a weak pull-up (100K minimum) to  $V_{CC}$  even if nothing is connected to it, as shown in *Figure 80* and *Figure 81 on page 238*.

#### 27.5.9 JTAG security setting

A programmable security bit in the PSD module protects its contents from unauthorized viewing and copying. The security bit is set by clicking on the "Additional PSD Settings" box in the main flow diagram of PSDsoft Express, then choosing to set the security bit. Once a file with this setting is programmed into a UPSD33xx using JTAG ISP, any further attempts to communicate with the UPSD33xx using JTAG will be limited. Once secured, the only JTAG operation allowed is a full-chip erase. No reading or modifying Flash memory or PLD logic is allowed. debugging operations to the MCU module are also not allowed. The only way to defeat the security bit is to perform a JTAG ISP full-chip erase operation, after which the device is blank and may be used again. The 8032 on the MCU module will always have access to PSM module memory contents through the 8-bit 8032 data bus connecting the two die, even while the security bit is set.

#### 27.5.10 Initial delivery state

When delivered from STMicroelectronics, UPSD33xx devices are erased, meaning all Flash memory and PLD configuration bits are logic '1.' Firmware and PLD logic configuration must be programmed at least the first time using JTAG ISP. Subsequent programming of Flash memory may be performed using JTAG ISP, JTAG debugging, or the 8032 may run firmware to program Flash memory (IAP).

Table 178. CPLD macrocell asynchronous Clock mode timing (5 V PSD module)

Symbol	Parameter	Conditions	Min	Max	PT Aloc	Turbo Off	Slew rate	Unit
f <sub>MAXA</sub>	Maximum frequency external feedback	1/(t <sub>SA</sub> +t <sub>COA</sub> )		38.4				MHz
	Maximum frequency internal feedback (f <sub>CNTA</sub> )	1/(t <sub>SA</sub> +t <sub>COA</sub> -10)		62.5				MHz
	Maximum frequency pipelined data	1/(t <sub>CHA</sub> +t <sub>CLA</sub> )		71.4				MHz
t <sub>SA</sub>	Input setup time		7		+ 2	+ 10		ns
t <sub>HA</sub>	Input hold time		8					ns
t <sub>CHA</sub>	Clock input high time		9			+ 10		ns
t <sub>CLA</sub>	Clock input low time		9			+ 10		ns
t <sub>COA</sub>	Clock to output delay			21		+ 10	-2	ns
t <sub>ARDA</sub>	CPLD array delay	Any macrocell		11	+ 2			ns
t <sub>MINA</sub>	Minimum clock period	1/f <sub>CNTA</sub>	16					ns

Table 179. CPLD macrocell asynchronous Clock mode timing (3timeV PSD module)

Symbol	Parameter	Conditions	Min	Max	PT Aloc	Turbo Off	Slew rate	Unit
	Maximum frequency external feedback	1/(t <sub>SA</sub> +t <sub>COA</sub> )		21.7				MHz
f <sub>MAXA</sub>	Maximum frequency internal feedback (f <sub>CNTA</sub> )	1/(t <sub>SA</sub> +t <sub>COA</sub> -10)		27.8				MHz
	Maximum frequency pipelined data	1/(t <sub>CHA</sub> +t <sub>CLA</sub> )		33.3				MHz
t <sub>SA</sub>	Input setup time		10		+ 4	+ 15		ns
t <sub>HA</sub>	Input hold time		12					ns
t <sub>CHA</sub>	Clock high time		17			+ 15		ns
t <sub>CLA</sub>	Clock low time		13			+ 15		ns
t <sub>COA</sub>	Clock to output delay			31		+ 15	- 6	ns
t <sub>ARD</sub>	CPLD array delay	Any macrocell		20	+ 4			ns
t <sub>MINA</sub>	Minimum clock period	1/f <sub>CNTA</sub>	36					ns