



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 17x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LFQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51306adfn-30

1.5 Pin Assignments

Figure 1.3 to Figure 1.7 show the pin assignments. Table 1.5 to Table 1.8 show the lists of pins and pin functions.




Figure 1.3 Pin Assignments of the 100-Pin LFQFP

Table 1.6 List of Pins and Pin Functions (80-Pin LFQFP) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TMR, POE)	Communications (SCIg, SC Ih, RSPI, IIC)	Touch sensing	Others
50	VSS					
51		PA6	MTIC5V/MTCLKB/TMCI3/POE2#	CTS5#/RTS5#/SS5#/MOSIA	TS26	
52		PA5		RSPCKA	TS27	
53		PA4	MTIC5U/MTCLKA/TMRI0	TXD5/SMOSI5/SSDA5/SSLA0	TS28	IRQ5/CVREFB1
54		PA3	MTIOC0D/MTCLKD	RXD5/SMISO5/SSCL5	TS29	IRQ6/CMPB1
55		PA2		RXD5/SMISO5/SSCL5/SSLA3	TS30	
56		PA1	MTIOC0B/MTCLKC	SCK5/SSLA2	TS31	
57		PA0	MTIOC4A	SSLA1	TS32	CACREF
58		PE5	MTIOC4C/MTIOC2B			IRQ5/AN021/CMPOB0
59		PE4	MTIOC4D/MTIOC1A		TS33	AN020/CMPA2/CLKOUT
60		PE3	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#	TS34	AN019/CLKOUT
61		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12	TS35	IRQ7/AN018/CVREFB0
62		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12		AN017/CMPB0
63		PE0		SCK12		AN016
64		PD2	MTIOC4D	SCK6		IRQ2/AN026
65		PD1	MTIOC4B	RXD6/SMISO6/SSCL6		IRQ1/AN025
66		PD0		TXD6/SMOSI6/SSDA6		IRQ0/AN024
67		P47*1				AN007
68		P46*1				AN006
69		P45*1				AN005
70		P44*1				AN004
71		P43*1				AN003
72		P42*1				AN002
73		P41*1				AN001
74	VREFL0	PJ7*1				
75		P40*1				AN000
76	VREFH0	PJ6*1				
77	AVCC0					
78		P07*1				ADTRG0#
79	AVSS0					
80		P05*1				DA1

Note 1. The power source of the I/O buffer for these pins is AVCC0.

Note 2. PC0 and PC1 are valid only when the port switching function is selected.

2. CPU

Figure 2.1 shows the register set of the CPU.




Figure 2.1 Register Set of the CPU

2.1 General-Purpose Registers (R0 to R15)

This CPU has 16 general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of 4, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

(2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

(3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

(5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

(6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

(7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.


2.3 Register Associated with DSP Instructions

(1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.



- Note 1. The address space in boot mode is the same as the address space in single-chip mode.
 Note 2. The capacity of ROM/RAM differs depending on the products.

ROM (bytes)		RAM (bytes)	
Capacity	Address	Capacity	Address
512 Kbytes	FFF8 0000h to FFFF FFFFh	48 Kbytes	0000 0000h to 0000 BFFFh
384 Kbytes	FFFA 8000h to FFFF FFFFh		
256 Kbytes	FFFC 0000h to FFFF FFFFh	32 Kbytes	0000 0000h to 0000 7FFFh
128 Kbytes	FFFE 0000h to FFFF FFFFh	16 Kbytes	0000 0000h to 0000 3FFFh
64 Kbytes	FFFF 0000h to FFFF FFFFh	10 Kbytes	0000 0000h to 0000 27FFh

Note: See Table 1.3, List of Products, for the product type name.

- Note 3. Reserved areas should not be accessed.

Figure 3.1 Memory Map in Each Operating Mode

- Longword-size I/O registers

```

MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process

```

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For numbers of clock cycles for access to I/O registers, see Table 4.1, List of I/O Registers (Address Order). The number of access cycles to I/O registers is obtained by following equation.*1

$$\begin{aligned} \text{Number of access cycles to I/O registers} = & \text{Number of bus cycles for internal main bus 1} + \\ & \text{Number of divided clock synchronization cycles} + \\ & \text{Number of bus cycles for internal peripheral buses 1 to 3, and 6} \end{aligned}$$

The number of bus cycles of internal peripheral buses 1 to 3, and 6 differs according to the register to be accessed.

When the registers for peripheral functions connected to internal peripheral buses 2, 3, and 6 (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access cycles shown in Table 4.1.

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DTC).

(4) Restrictions in Relation to RMPA and String-Manipulation Instructions

The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

(5) Notes on Sleep Mode and Mode Transitions

During sleep mode or mode transitions, do not write to the system control related registers (indicated by 'SYSTEM' in the Module Symbol column in Table 4.1, List of I/O Registers (Address Order)).

4.1 I/O Register Addresses (Address Order)

Table 4.1 List of I/O Registers (Address Order) (1 / 18)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles
0008 0000h	SYSTEM	Mode Monitor Register	MDMONR	16	16	3 ICLK
0008 0008h	SYSTEM	System Control Register 1	SYSR1	16	16	3 ICLK
0008 000Ch	SYSTEM	Standby Control Register	SBYCR	16	16	3 ICLK
0008 0010h	SYSTEM	Module Stop Control Register A	MSTPCRA	32	32	3 ICLK
0008 0014h	SYSTEM	Module Stop Control Register B	MSTPCRB	32	32	3 ICLK
0008 0018h	SYSTEM	Module Stop Control Register C	MSTPCRC	32	32	3 ICLK
0008 001Ch	SYSTEM	Module Stop Control Register D	MSTPCRD	32	32	3 ICLK
0008 0020h	SYSTEM	System Clock Control Register	SCKCR	32	32	3 ICLK
0008 0026h	SYSTEM	System Clock Control Register 3	SCKCR3	16	16	3 ICLK
0008 0028h	SYSTEM	PLL Control Register	PLLCR	16	16	3 ICLK
0008 002Ah	SYSTEM	PLL Control Register 2	PLLCR2	8	8	3 ICLK
0008 0032h	SYSTEM	Main Clock Oscillator Control Register	MOSCCR	8	8	3 ICLK
0008 0033h	SYSTEM	Sub-Clock Oscillator Control Register	SOSCCR	8	8	3 ICLK
0008 0034h	SYSTEM	Low-Speed On-Chip Oscillator Control Register	LOCOCR	8	8	3 ICLK
0008 0035h	SYSTEM	IWDT-Dedicated On-Chip Oscillator Control Register	ILOCOCR	8	8	3 ICLK
0008 0036h	SYSTEM	High-Speed On-Chip Oscillator Control Register	HOCOCR	8	8	3 ICLK
0008 003Ch	SYSTEM	Oscillation Stabilization Flag Register	OSCOVFSR	8	8	3 ICLK
0008 003Dh	SYSTEM	High-Speed On-Chip Oscillator Forced Oscillation Control Register	HOFCR	8	8	3 ICLK
0008 003Eh	SYSTEM	CLKOUT Output Control Register	CKOCR	16	16	3 ICLK
0008 0040h	SYSTEM	Oscillation Stop Detection Control Register	OSTDCR	8	8	3 ICLK
0008 0041h	SYSTEM	Oscillation Stop Detection Status Register	OSTDSR	8	8	3 ICLK
0008 0060h	SYSTEM	Low-Speed On-Chip Oscillator Trimming Register	LOCOTRR	8	8	3 ICLK
0008 0064h	SYSTEM	IWDT-Dedicated On-Chip Oscillator Trimming Register	ILOCOTRR	8	8	3 ICLK
0008 0068h	SYSTEM	High-Speed On-Chip Oscillator Trimming Register 0	HOCOTRR0	8	8	3 ICLK
0008 00A0h	SYSTEM	Operating Power Control Register	OPCCR	8	8	3 ICLK
0008 00A1h	SYSTEM	Sleep Mode Return Clock Source Switching Register	RSTCKCR	8	8	3 ICLK
0008 00A2h	SYSTEM	Main Clock Oscillator Wait Control Register	MOSCWTCR	8	8	3 ICLK
0008 00AAh	SYSTEM	Sub Operating Power Control Register	SOPCCR	8	8	3 ICLK
0008 00B0h	LPT	Low-Power Timer Control Register 1	LPTCR1	8	8	3 ICLK
0008 00B1h	LPT	Low-Power Timer Control Register 2	LPTCR2	8	8	3 ICLK
0008 00B2h	LPT	Low-Power Timer Control Register 3	LPTCR3	8	8	3 ICLK
0008 00B4h	LPT	Low-Power Timer Cycle Setting Register	LPTPRD	16	16	3 ICLK
0008 00B8h	LPT	Low-Power Timer Compare Register 0	LPCMRO	16	16	3 ICLK
0008 00BCh	LPT	Low-Power Timer Standby Wakeup Enable Register	LPWUCR	16	16	3 ICLK
0008 00C0h	SYSTEM	Reset Status Register 2	RSTS2	8	8	3 ICLK
0008 00C2h	SYSTEM	Software Reset Register	SWRR	16	16	3 ICLK
0008 00E0h	SYSTEM	Voltage Monitoring 1 Circuit Control Register 1	LVD1CR1	8	8	3 ICLK
0008 00E1h	SYSTEM	Voltage Monitoring 1 Circuit Status Register	LVD1SR	8	8	3 ICLK
0008 00E2h	SYSTEM	Voltage Monitoring 2 Circuit Control Register 1	LVD2CR1	8	8	3 ICLK
0008 00E3h	SYSTEM	Voltage Monitoring 2 Circuit Status Register	LVD2SR	8	8	3 ICLK
0008 03FEh	SYSTEM	Protect Register	PRCR	16	16	3 ICLK
0008 1300h	BSC	Bus Error Status Clear Register	BERCLR	8	8	2 ICLK
0008 1304h	BSC	Bus Error Monitoring Enable Register	BEREN	8	8	2 ICLK
0008 1308h	BSC	Bus Error Status Register 1	BERSR1	8	8	2 ICLK
0008 130Ah	BSC	Bus Error Status Register 2	BERSR2	16	16	2 ICLK
0008 1310h	BSC	Bus Priority Control Register	BUSPRI	16	16	2 ICLK
0008 2400h	DTC	DTC Control Register	DTCCR	8	8	2 ICLK
0008 2404h	DTC	DTC Vector Base Register	DTCVBR	32	32	2 ICLK
0008 2408h	DTC	DTC Address Mode Register	DTCADM	8	8	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (10 / 18)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles
0008 A10Fh	SCI8	Transmit Data Register L	TDRL	8	8	2 or 3 PCLKB
0008 A110h	SCI8	Receive Data Register HL	RDRHL	16	16	2 or 3 PCLKB
0008 A110h	SCI8	Receive Data Register H	RDRH	8	8	2 or 3 PCLKB
0008 A111h	SCI8	Receive Data Register L	RDRL	8	8	2 or 3 PCLKB
0008 A112h	SCI8	Modulation Duty Register	MDDR	8	8	2 or 3 PCLKB
0008 A120h	SCI9	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 A121h	SCI9	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 A122h	SCI9	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 A123h	SCI9	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 A124h	SCI9	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A125h	SCI9	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A126h	SMCI9	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A127h	SCI9	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A128h	SCI9	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A129h	SCI9	I ² C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A12Ah	SCI9	I ² C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A12Bh	SCI9	I ² C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A12Ch	SCI9	I ² C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A12Dh	SCI9	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 A12Eh	SCI9	Transmit Data Register HL	TDRHL	16	16	2 or 3 PCLKB
0008 A12Eh	SCI9	Transmit Data Register H	TDRH	8	8	2 or 3 PCLKB
0008 A12Fh	SCI9	Transmit Data Register L	TDRL	8	8	2 or 3 PCLKB
0008 A130h	SCI9	Receive Data Register HL	RDRHL	16	16	2 or 3 PCLKB
0008 A130h	SCI9	Receive Data Register H	RDRH	8	8	2 or 3 PCLKB
0008 A131h	SCI9	Receive Data Register L	RDRL	8	8	2 or 3 PCLKB
0008 A132h	SCI9	Modulation Duty Register	MDDR	8	8	2 or 3 PCLKB
0008 B000h	CAC	CAC Control Register 0	CACR0	8	8	2 or 3 PCLKB
0008 B001h	CAC	CAC Control Register 1	CACR1	8	8	2 or 3 PCLKB
0008 B002h	CAC	CAC Control Register 2	CACR2	8	8	2 or 3 PCLKB
0008 B003h	CAC	CAC Interrupt Request Enable Register	CAICR	8	8	2 or 3 PCLKB
0008 B004h	CAC	CAC Status Register	CASTR	8	8	2 or 3 PCLKB
0008 B006h	CAC	CAC Upper-Limit Value Setting Register	CAULVR	16	16	2 or 3 PCLKB
0008 B008h	CAC	CAC Lower-Limit Value Setting Register	CALLVR	16	16	2 or 3 PCLKB
0008 B00Ah	CAC	CAC Counter Buffer Register	CACNTBR	16	16	2 or 3 PCLKB
0008 B080h	DOC	DOC Control Register	DOCR	8	8	2 or 3 PCLKB
0008 B082h	DOC	DOC Data Input Register	DODIR	16	16	2 or 3 PCLKB
0008 B084h	DOC	DOC Data Setting Register	DODSR	16	16	2 or 3 PCLKB
0008 B100h	ELC	Event Link Control Register	ELCR	8	8	2 or 3 PCLKB
0008 B102h	ELC	Event Link Setting Register 1	ELSR1	8	8	2 or 3 PCLKB
0008 B103h	ELC	Event Link Setting Register 2	ELSR2	8	8	2 or 3 PCLKB
0008 B104h	ELC	Event Link Setting Register 3	ELSR3	8	8	2 or 3 PCLKB
0008 B105h	ELC	Event Link Setting Register 4	ELSR4	8	8	2 or 3 PCLKB
0008 B108h	ELC	Event Link Setting Register 7	ELSR7	8	8	2 or 3 PCLKB
0008 B109h	ELC	Event Link Setting Register 8	ELSR8	8	8	2 or 3 PCLKB
0008 B10Bh	ELC	Event Link Setting Register 10	ELSR10	8	8	2 or 3 PCLKB
0008 B10Dh	ELC	Event Link Setting Register 12	ELSR12	8	8	2 or 3 PCLKB
0008 B10Fh	ELC	Event Link Setting Register 14	ELSR14	8	8	2 or 3 PCLKB
0008 B110h	ELC	Event Link Setting Register 15	ELSR15	8	8	2 or 3 PCLKB
0008 B111h	ELC	Event Link Setting Register 16	ELSR16	8	8	2 or 3 PCLKB
0008 B113h	ELC	Event Link Setting Register 18	ELSR18	8	8	2 or 3 PCLKB
0008 B115h	ELC	Event Link Setting Register 20	ELSR20	8	8	2 or 3 PCLKB
0008 B117h	ELC	Event Link Setting Register 22	ELSR22	8	8	2 or 3 PCLKB

Table 4.1 List of I/O Registers (Address Order) (14 / 18)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles
0008 C147h	MPC	P07 Pin Function Control Register	P07PFS	8	8	2 or 3 PCLKB
0008 C14Ah	MPC	P12 Pin Function Control Register	P12PFS	8	8	2 or 3 PCLKB
0008 C14Bh	MPC	P13 Pin Function Control Register	P13PFS	8	8	2 or 3 PCLKB
0008 C14Ch	MPC	P14 Pin Function Control Register	P14PFS	8	8	2 or 3 PCLKB
0008 C14Dh	MPC	P15 Pin Function Control Register	P15PFS	8	8	2 or 3 PCLKB
0008 C14Eh	MPC	P16 Pin Function Control Register	P16PFS	8	8	2 or 3 PCLKB
0008 C14Fh	MPC	P17 Pin Function Control Register	P17PFS	8	8	2 or 3 PCLKB
0008 C150h	MPC	P20 Pin Function Control Register	P20PFS	8	8	2 or 3 PCLKB
0008 C151h	MPC	P21 Pin Function Control Register	P21PFS	8	8	2 or 3 PCLKB
0008 C152h	MPC	P22 Pin Function Control Register	P22PFS	8	8	2 or 3 PCLKB
0008 C153h	MPC	P23 Pin Function Control Register	P23PFS	8	8	2 or 3 PCLKB
0008 C154h	MPC	P24 Pin Function Control Register	P24PFS	8	8	2 or 3 PCLKB
0008 C155h	MPC	P25 Pin Function Control Register	P25PFS	8	8	2 or 3 PCLKB
0008 C156h	MPC	P26 Pin Function Control Register	P26PFS	8	8	2 or 3 PCLKB
0008 C157h	MPC	P27 Pin Function Control Register	P27PFS	8	8	2 or 3 PCLKB
0008 C158h	MPC	P30 Pin Function Control Register	P30PFS	8	8	2 or 3 PCLKB
0008 C159h	MPC	P31 Pin Function Control Register	P31PFS	8	8	2 or 3 PCLKB
0008 C15Ah	MPC	P32 Pin Function Control Register	P32PFS	8	8	2 or 3 PCLKB
0008 C15Bh	MPC	P33 Pin Function Control Register	P33PFS	8	8	2 or 3 PCLKB
0008 C15Ch	MPC	P34 Pin Function Control Register	P34PFS	8	8	2 or 3 PCLKB
0008 C160h	MPC	P40 Pin Function Control Register	P40PFS	8	8	2 or 3 PCLKB
0008 C161h	MPC	P41 Pin Function Control Register	P41PFS	8	8	2 or 3 PCLKB
0008 C162h	MPC	P42 Pin Function Control Register	P42PFS	8	8	2 or 3 PCLKB
0008 C163h	MPC	P43 Pin Function Control Register	P43PFS	8	8	2 or 3 PCLKB
0008 C164h	MPC	P44 Pin Function Control Register	P44PFS	8	8	2 or 3 PCLKB
0008 C165h	MPC	P45 Pin Function Control Register	P45PFS	8	8	2 or 3 PCLKB
0008 C166h	MPC	P46 Pin Function Control Register	P46PFS	8	8	2 or 3 PCLKB
0008 C167h	MPC	P47 Pin Function Control Register	P47PFS	8	8	2 or 3 PCLKB
0008 C169h	MPC	P51 Pin Function Control Register	P51PFS	8	8	2 or 3 PCLKB
0008 C16Ah	MPC	P52 Pin Function Control Register	P52PFS	8	8	2 or 3 PCLKB
0008 C16Ch	MPC	P54 Pin Function Control Register	P54PFS	8	8	2 or 3 PCLKB
0008 C16Dh	MPC	P55 Pin Function Control Register	P55PFS	8	8	2 or 3 PCLKB
0008 C190h	MPC	PA0 Pin Function Control Register	PA0PFS	8	8	2 or 3 PCLKB
0008 C191h	MPC	PA1 Pin Function Control Register	PA1PFS	8	8	2 or 3 PCLKB
0008 C192h	MPC	PA2 Pin Function Control Register	PA2PFS	8	8	2 or 3 PCLKB
0008 C193h	MPC	PA3 Pin Function Control Register	PA3PFS	8	8	2 or 3 PCLKB
0008 C194h	MPC	PA4 Pin Function Control Register	PA4PFS	8	8	2 or 3 PCLKB
0008 C195h	MPC	PA5 Pin Function Control Register	PA5PFS	8	8	2 or 3 PCLKB
0008 C196h	MPC	PA6 Pin Function Control Register	PA6PFS	8	8	2 or 3 PCLKB
0008 C197h	MPC	PA7 Pin Function Control Register	PA7PFS	8	8	2 or 3 PCLKB
0008 C198h	MPC	PB0 Pin Function Control Register	PB0PFS	8	8	2 or 3 PCLKB
0008 C199h	MPC	PB1 Pin Function Control Register	PB1PFS	8	8	2 or 3 PCLKB
0008 C19Ah	MPC	PB2 Pin Function Control Register	PB2PFS	8	8	2 or 3 PCLKB
0008 C19Bh	MPC	PB3 Pin Function Control Register	PB3PFS	8	8	2 or 3 PCLKB
0008 C19Ch	MPC	PB4 Pin Function Control Register	PB4PFS	8	8	2 or 3 PCLKB
0008 C19Dh	MPC	PB5 Pin Function Control Register	PB5PFS	8	8	2 or 3 PCLKB
0008 C19Eh	MPC	PB6 Pin Function Control Register	PB6PFS	8	8	2 or 3 PCLKB
0008 C19Fh	MPC	PB7 Pin Function Control Register	PB7PFS	8	8	2 or 3 PCLKB
0008 C1A0h	MPC	PC0 Pin Function Control Register	PC0PFS	8	8	2 or 3 PCLKB
0008 C1A1h	MPC	PC1 Pin Function Control Register	PC1PFS	8	8	2 or 3 PCLKB
0008 C1A2h	MPC	PC2 Pin Function Control Register	PC2PFS	8	8	2 or 3 PCLKB
0008 C1A3h	MPC	PC3 Pin Function Control Register	PC3PFS	8	8	2 or 3 PCLKB

[Products with 128 Kbytes of flash memory or less (except for 100-pin packages)]

Table 5.7 DC Characteristics (5)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC0} < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item				Symbol	Typ.	Max.	Unit	Test Conditions
Supply current* ¹	High-speed operating mode	Normal operating mode	No peripheral operation* ²	I _{CC}	3.1	—	mA	
			ICLK = 32MHz		2.1	—		
			ICLK = 16MHz		1.6	—		
			ICLK = 8MHz		10.0	—		
		All peripheral operation: Normal* ³	ICLK = 32MHz		5.7	—		
			ICLK = 16MHz		3.5	—		
			ICLK = 8MHz		—	17.5		
		All peripheral operation: Max.* ³	ICLK = 32MHz		1.6	—		
		Sleep mode	No peripheral operation* ²	I _{CC}	1.2	—	mA	
			ICLK = 32MHz		1.1	—		
			ICLK = 16MHz		5.3	—		
			ICLK = 8MHz		3.2	—		
			All peripheral operation: Normal* ³		2.0	—		
		Deep sleep mode	No peripheral operation* ²	I _{CC}	1.0	—	mA	
			ICLK = 32MHz		0.9	—		
			ICLK = 16MHz		0.8	—		
			ICLK = 8MHz		4.2	—		
			All peripheral operation: Normal* ³		2.5	—		
			ICLK = 16MHz		1.7	—		
			ICLK = 8MHz		—	2.5		
		Increase during flash rewrite* ⁵						
	Middle-speed operating modes	Normal operating mode	No peripheral operation* ⁶	I _{CC}	1.9	—	mA	
			ICLK = 12MHz		1.2	—		
			ICLK = 8MHz		0.6	—		
			ICLK = 4MHz		0.3	—		
			ICLK = 1MHz		4.6	—		
		All peripheral operation: Normal* ⁷	ICLK = 12MHz		3.2	—		
			ICLK = 8MHz		2.0	—		
			ICLK = 4MHz		0.9	—		
			ICLK = 1MHz		—	8.2		
		All peripheral operation: Max.* ⁷	ICLK = 12MHz	I _{CC}	1.2	—	mA	
		Sleep mode	No peripheral operation* ⁶		0.8	—		
			ICLK = 12MHz		0.3	—		
			ICLK = 8MHz		0.2	—		
			ICLK = 4MHz		2.7	—		
			ICLK = 1MHz		1.9	—		
		All peripheral operation: Normal* ⁷	ICLK = 12MHz		1.2	—		
			ICLK = 8MHz		0.7	—		
			ICLK = 4MHz					
			ICLK = 1MHz					




Figure 5.2 Voltage Dependency in Middle-Speed Operating Mode (Reference Data)

Table 5.12 DC Characteristics (8)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC0} < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Typ.* ⁴	Max.	Unit	Test Conditions
Analog power supply current	During A/D conversion (at high-speed conversion)	I_{AVCC}	—	0.7	1.7	mA	
	During A/D conversion (at low-speed conversion)		—	0.6	1.0		
	During D/A conversion (per channel)* ¹		—	—	1.5		
	Waiting for A/D and D/A conversion (all units)		—	—	0.4	μA	
Reference power supply current	During A/D conversion (at high-speed conversion)	I_{REFH0}	—	25	150	μA	
	Waiting for A/D conversion (all units)		—	—	60	nA	
LVD0	—	I_{LVD}	—	0.1	—	μA	
LVD1, 2	Per channel		—	0.15	—	μA	
Temperature sensor* ³	—	I_{TEMP}	—	75	—	μA	
Comparator B operating current* ³	Window function enabled	I_{CMP}^{*2}	—	12.5	28.6	μA	
	Comparator high-speed mode (per channel)		—	3.2	16.2	μA	
	Comparator low-speed mode (per channel)		—	1.7	4.4	μA	
CUSU operating current	During measurement (CPU is in sleep mode) Base clock: 2 MHz Pin capacity: 50 pF	I_{CTSU}	—	150	—	μA	

Note 1. The value of the D/A converter is the value of the power supply current including the reference current.

Note 2. Current consumed only by the comparator B module.

Note 3. IC current consumed by the power supply (VCC).

Note 4. When $\text{VCC} = \text{AVCC0} = 3.3 \text{ V}$.

Table 5.13 DC Characteristics (9)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC0} < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RAM standby voltage	V_{RAM}	1.8	—	—	V	

Table 5.14 DC Characteristics (10)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC0} < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Power-on VCC rising gradient	At normal startup* ¹	S_{rVCC}	0.02	—	20	ms/V	
	During fast startup time* ²		0.02	—	2		
	Voltage monitoring 0 reset enabled at startup* ^{3, *4}		0.02	—	—		

Note 1. When $\text{OFS1.(FASTSTUP, LVDAS)} = 11\text{b}$.

Note 2. When $\text{OFS1.(FASTSTUP, LVDAS)} = 01\text{b}$.

Note 3. When $\text{OFS1.LVDAS} = 0$.

Note 4. Turn on the power supply voltage according to the normal startup rising gradient because the register settings set by OFS1 are not read in boot mode.

5.2.2 Normal I/O Pin Output Characteristics (2)

Figure 5.17 to Figure 5.21 show the characteristics when high-drive output is selected by the drive capacity control register.




Figure 5.17 V_{OH}/V_{OL} and I_{OH}/I_{OL} Voltage Characteristics at $T_a = 25^\circ\text{C}$ When High-Drive Output is Selected (Reference Data)




Figure 5.18 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 1.8$ V When High-Drive Output is Selected (Reference Data)




Figure 5.19 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 2.7\text{ V}$ When High-Drive Output is Selected (Reference Data)




Figure 5.20 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 3.3\text{ V}$ When High-Drive Output is Selected (Reference Data)

5.3 AC Characteristics

5.3.1 Clock Timing

Table 5.22 Operating Frequency Value (High-Speed Operating Mode)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC}_0 < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC}_0 \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	VCC			Unit
		$1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$	$2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$	
Maximum operating frequency ^{*4}	f_{\max}	8	16	32	MHz
		8	16	32	
		8	16	32	
		8	16	32	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be $\pm 3.5\%$.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Note 4. The maximum operating frequency does not include HOCO error or PLL jitter. See Table 5.25, Clock Timing.

Table 5.23 Operating Frequency Value (Middle-Speed Operating Mode)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC}_0 < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC}_0 \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	VCC			Unit
		$1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$	$2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$	
Maximum operating frequency ^{*4}	f_{\max}	8	12	12	MHz
		8	12	12	
		8	12	12	
		8	12	12	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be $\pm 3.5\%$.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Note 4. The maximum operating frequency does not include HOCO error or PLL jitter. See Table 5.25, Clock Timing.

Table 5.24 Operating Frequency Value (Low-Speed Operating Mode)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC}_0 < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC}_0 \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = 0 \text{ V}$, $\text{Ta} = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	VCC			Unit	
		$1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$	$2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$		
Maximum operating frequency	f_{\max}	32.768			kHz	
		32.768				
		32.768				
		32.768				

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.

5.3.2 Reset Timing

Table 5.26 Reset Timing

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC0} < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	At power-on	t_{RESWP}	3	—	—	ms	Figure 5.34
	Other than above	t_{RESW}	30	—	—	μs	
Wait time after RES# cancellation (at power-on)	At normal startup*1	t_{RESWT}	—	8.5	—	ms	Figure 5.34
	During fast startup time*2	t_{RESWT}	—	560	—	μs	
Wait time after RES# cancellation (during powered-on state)		t_{RESWT}	—	120	—	μs	Figure 5.35
Independent watchdog timer reset period		t_{RESWIW}	—	1	—	IWDT clock cycle	Figure 5.36
Software reset period		t_{RESWSW}	—	1	—	ICLK cycle	
Wait time after independent watchdog timer reset cancellation*3		t_{RESWT2}	—	300	—	μs	
Wait time after software reset cancellation		t_{RESWT2}	—	170	—	μs	

Note 1. When OFS1.(LVDAS, FASTSTUP) = 11b.

Note 2. When OFS1.(LVDAS, FASTSTUP) = a value other than 11b.

Note 3. When IWDTCR.CKS[3:0] = 0000b.




Figure 5.34 Reset Input Timing at Power-On




Figure 5.35 Reset Input Timing (1)




Figure 5.36 Reset Input Timing (2)




Figure 5.57 Equivalent Circuit




Figure 5.58 Illustration of A/D Converter Characteristic Terms

5.10 Oscillation Stop Detection Timing

Table 5.51 Oscillation Stop Detection Timing

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{AVCC0} < 2.0 \text{ V}$, $2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 5.5 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t_{dr}	—	—	1	ms	Figure 5.66




Figure 5.66 Oscillation Stop Detection Timing

Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.




Figure A 100-Pin LFQFP (PLQP0100KB-B)




Figure F 48-Pin LFQFP (PLQP0048KB-B)