

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	68
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6010a-20e-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 CPU ARCHITECTURE OVERVIEW

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

This chapter summarizes the CPU and peripheral functions of the dsPIC30F6010A/6015.

2.1 Core Overview

The core has a 24-bit instruction word. The Program Counter (PC) is 23 bits wide with the Least Significant bit (LSb) always clear (see **Section 3.1 "Program Address Space"**), and the Most Significant bit (MSb) is ignored during normal program execution, except for certain specialized instructions. Thus, the PC can address up to 4M instruction words of user program space. An instruction prefetch mechanism is used to help maintain throughput. Program loop constructs, free from loop count management overhead, are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The working register array consists of 16x16-bit registers, each of which can act as data, address or offset registers. One working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The data space is 64 Kbytes (32K words) and is split into two blocks, referred to as X and Y data memory. Each block has its own independent Address Generation Unit (AGU). Most instructions operate solely through the X memory AGU, which provides the appearance of a single unified data space. The Multiply-Accumulate (MAC) class of dual source DSP instructions operate through both the X and Y AGUs, splitting the data address space into two parts (see **Section 3.2 "Data Address Space"**). The X and Y data space boundary is devicespecific and cannot be altered by the user. Each data word consists of 2 bytes, and most instructions can address data either as words or bytes.

There are two methods of accessing data stored in program memory:

 The upper 32 Kbytes of data space memory can be mapped into the lower half (user space) of program space at any 16K program word boundary, defined by the 8-bit Program Space Visibility Page (PSVPAG) register. This lets any instruction access program space as if it were data space, with a limitation that the access requires an additional cycle. Moreover, only the lower 16 bits of each instruction word can be accessed using this method. • Linear indirect access of 32K word pages within program space is also possible using any working register, via table read and write instructions. Table read and write instructions can be used to access all 24 bits of an instruction word.

Overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. This is primarily intended to remove the loop overhead for DSP algorithms.

The X AGU also supports Bit-Reversed Addressing on destination Effective Addresses, to greatly simplify input or output data reordering for radix-2 FFT algorithms. Refer to **Section 4.0** "Address Generator **Units**" for details on Modulo and Bit-Reversed Addressing.

The core supports Inherent (no operand), Relative, Literal, Memory Direct, Register Direct, Register Indirect, Register Offset and Literal Offset Addressing modes. Instructions are associated with predefined addressing modes, depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, 3-operand instructions are supported, allowing C = A + B operations to be executed in a single cycle.

A DSP engine has been included to significantly enhance the core arithmetic capability and throughput. It features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. Data in the accumulator or any working register can be shifted up to 16 bits right or 16 bits left in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC class of instructions can concurrently fetch two data operands from memory, while multiplying two W registers. To enable this concurrent fetching of data operands, the data space has been split for these instructions and linear for all others. This has been achieved in a transparent and flexible manner, by dedicating certain working registers to each address space for the MAC class of instructions.

The core does not support a multi-stage instruction pipeline. However, a single stage instruction prefetch mechanism is used, which accesses and partially decodes instructions a cycle ahead of execution, in order to maximize available execution time. Most instructions execute in a single cycle, with certain exceptions.

The core features a vectored exception processing structure for traps and interrupts, with 62 independent vectors. The exceptions consist of up to 8 traps (of which 4 are reserved) and 54 interrupts. Each interrupt is prioritized based on a user-assigned priority between 1 and 7 (1 being the lowest priority and 7 being the highest) in conjunction with a predetermined 'natural order'. Traps have fixed priorities, ranging from 8 to 15.



3.0 MEMORY ORGANIZATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

3.1 Program Address Space

The program address space is 4M instruction words. It is addressable by the 23-bit PC, table instruction Effective Address (EA), or data space EA, when program space is mapped into data space, as defined by Table 3-1. Note that the program space address is incremented by two between successive program words, in order to provide compatibility with data space addressing.

User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE), for all accesses other than TBLRD/TBLWT, which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, read/write instructions, bit 23 allows access to the device ID, the user ID and the Configuration bits. Otherwise, bit 23 is always clear.

FIGURE 3-1:

PROGRAM SPACE MEMORY MAP FOR dsPIC30F6010A/6015



TABLE 3-1: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0	PC<22:1>							
TBLRD/TBLWT	User (TBLPAG<7> = 0)	TBLPAG<7:0> Data EA <15								
TBLRD/TBLWT	Configuration (TBLPAG<7> = 1)	TBLPAG<7:0> Data EA <15:								
Program Space Visibility	User	0 PSVPAG<7:0> Data E				4:0>				

FIGURE 3-2: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION





3.1.2 DATA ACCESS FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word program space page. This provides transparent access of stored constant data from X data space, without the need to use special instructions (i.e., TBLRDL/H, TBLWTL/H instructions).

Program space access through the data space occurs if the MSb of the data space EA is set and program space visibility is enabled, by setting the PSV bit in the Core Control register (CORCON). The functions of CORCON are discussed in **Section 2.4** "**DSP Engine**".

Data accesses to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Note that the upper half of addressable data space is always part of the X data space. Therefore, when a DSP operation uses program space mapping to access this memory region, Y data space should typically contain state (variable) data for DSP operations, whereas X data space should typically contain coefficient (constant) data.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 3-5), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits should be programmed to force an illegal instruction to maintain machine robustness. Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for details on instruction encoding. Note that by incrementing the PC by 2 for each program memory word, the Least Significant 15 bits of data space addresses directly map to the Least Significant 15 bits in the corresponding program space addresses. The remaining bits are provided by the Program Space Visibility Page register, PSVPAG<7:0>, as shown in Figure 3-5.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For instructions that use PSV which are executed outside a REPEAT loop:

- The following instructions will require one instruction cycle in addition to the specified execution time:
 - MAC class of instructions with data operand prefetch
 - MOV instructions
 - MOV.D instructions
- All other instructions will require two instruction cycles in addition to the specified execution time of the instruction.

For instructions that use PSV which are executed inside a REPEAT loop:

- The following instances will require two instruction cycles in addition to the specified execution time of the instruction:
 - Execution in the first iteration
 - Execution in the last iteration
 - Execution prior to exiting the loop due to an interrupt
 - Execution upon re-entering the loop after an interrupt is serviced
- Any other iteration of the REPEAT loop will allow the instruction, accessing data using PSV, to execute in a single cycle.



NOTES:

5.1 Interrupt Priority

The user-assignable Interrupt Priority bits (IP<2:0>) for each individual interrupt source are located in the Least Significant 3 bits of each nibble within the IPCx register(s). Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt by the user.

Note:	The user-assignable priority levels start at
	0, as the lowest priority and level 7, as the
	highest priority.

Since more than one interrupt request source may be assigned to a specific user-assigned priority level, a means is provided to assign priority within a given level. This method is called "Natural Order Priority".

Natural Order Priority is determined by the position of an interrupt in the vector table, and only affects interrupt operation when multiple interrupts with the same user-assigned priority become pending at the same time.

Table 5-1 lists the interrupt numbers and interrupt sources for the dsPIC DSC devices and their associated vector numbers.

- **Note 1:** The Natural Order Priority scheme has 0 as the highest priority and 53 as the lowest priority.
 - **2:** The Natural Order Priority number is the same as the INT number.

The ability for the user to assign every interrupt to one of seven priority levels means that the user can assign a very high overall priority level to an interrupt with a low natural order priority.

TABLE 5-1:INTERRUPT VECTOR TABLE

INT Number	Vector Number	Interrupt Source				
	Highest	Natural Order Priority				
0	8	INT0 – External Interrupt 0				
1	9	IC1 – Input Capture 1				
2	10	OC1 – Output Compare 1				
3	11	T1 – Timer1				
4	12	IC2 – Input Capture 2				
5	13	OC2 – Output Compare 2				
6	14	T2 – Timer2				
7	15	T3 – Timer3				
8	16	SPI1				
9	17	U1RX – UART1 Receiver				
10	18	U1TX – UART1 Transmitter				
11	19	ADC – ADC Convert Done				
12	20	NVM - NVM Write Complete				
13	21	SI2C – I ² C [™] Slave Interrupt				
14	22	MI2C – I ² C Master Interrupt				
15	23	Input Change Interrupt				
16	24	INT1 – External Interrupt 1				
17	25	IC7 – Input Capture 7				
18	26	IC8 – Input Capture 8				
19	27	OC3 – Output Compare 3				
20	28	OC4 – Output Compare 4				
21	29	T4 – Timer4				
22	30	T5 – Timer5				
23	31	INT2 – External Interrupt 2				
24	32	U2RX – UART2 Receiver				
25	33	U2TX – UART2 Transmitter				
26	34	SPI2				
27	35	C1 – Combined IRQ for CAN1				
28	36	IC3 – Input Capture 3				
29	37	IC4 – Input Capture 4				
30	38	IC5 – Input Capture 5				
31	39	IC6 – Input Capture 6				
32	40	OC5 – Output Compare 5				
33	41	OC6 – Output Compare 6				
34	42	OC7 – Output Compare 7				
35	43	OC8 – Output Compare 8				
36	44	INT3 – External Interrupt 3				
37	45	INT4 - External Interrupt 4				
38	46	C2 – Combined IRQ for CAN2				
39	47	PWM – PWM Period Match				
40	48	QEI – QEI Interrupt				
41	49	Reserved				
42	50	Reserved				
43	51	FLTA – PWM Fault A				
44	52	FLTB – PWM Fault B				
45-53	53-61	Reserved				
Lowest Natural Order Priority						

SFR Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	leset S	itate
INTCON1	0080	NSTDIS	_				OVATE	OVBTE	COVTE	_	_	_	MATHERR	ADDRERR	STKERR	OSCFAIL		0000 0	000 0	000 0000
INTCON2	0082	ALTIVT	DISI	_	_	_	-		_	-	_		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000 0	000 0	000 0000
IFS0	0084	CNIF	MI2CIF	SI2CIF	NVMIF	ADIF	U1TXIF	U1RXIF	SPI1IF	T3IF	T2IF	OC2IF	IC2IF	T1IF	OC1IF	IC1IF	INT0IF	0000 0	000 0	000 0000
IFS1	0086	IC6IF	IC5IF	IC4IF	IC3IF	C1IF	SPI2IF	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	IC8IF	IC7IF	INT1IF	0000 0	000 0	000 0000
IFS2	0088		_	_	FLTBIF	FLTAIF			QEIIF	PWMIF	_	INT4IF	INT3IF	OC8IF	OC7IF	OC6IF	OC5IF	0000 0	000 0	000 0000
IEC0	008C	CNIE	MI2CIE	SI2CIE	NVMIE	ADIE	U1TXIE	U1RXIE	SPI1IE	T3IE	T2IE	OC2IE	IC2IE	T1IE	OC1IE	IC1IE	INTOIE	0000 0	000 0	000 0000
IEC1	008E	IC6IE	IC5IE	IC4IE	IC3IE	C1IE	SPI2IE	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	IC8IE	IC7IE	INT1IE	0000 0	000 0	000 0000
IEC2	0090		_	_	FLTBIE	FLTAIE			QEIIE	PWMIE	_	INT4IE	INT3IE	OC8IE	OC7IE	OC6IE	OC5IE	0000 0	000 0	000 0000
IPC0	0094	_	-	T1IP<2:0>	>	_	(DC1IP<2:0	>	_		IC1IP<	2:0>	-	INT0IP<2:0>		0100 0	100 0	100 0100	
IPC1	0096	_	٦	F31P<2:0:	>	_		T2IP<2:0>	>	_		OC2IP<	:2:0>	-		C2IP<2:0>		0100 0	100 0	100 0100
IPC2	0098	_	/	ADIP<2:0:	>	_	U	1TXIP<2:0	0>	_		U1RXIP	<2:0>	-	S	PI1IP<2:0>		0100 0	100 0	100 0100
IPC3	009A	_	(CNIP<2:0	>	_	N	112CIP<2:0)>	_		SI2CIP<	<2:0>	-	N	IVMIP<2:0>		0100 0	100 0	100 0100
IPC4	009C		C	C3IP<2:0	>	_		IC8IP<2:0:	>	-		IC7IP<	2:0>	_	11	VT1IP<2:0>		0100 0	100 0	100 0100
IPC5	009E	_	11	VT2IP<2:0)>	_		T5IP<2:0>	>	_		T4IP<2	2:0>	-	0)C4IP<2:0>		0100 0	100 0	100 0100
IPC6	00A0	_	(C1IP<2:0>	>	_	5	SPI2IP<2:0)>	_		U2TXIP	<2:0>	-	U	2RXIP<2:0;	>	0100 0	100 0	100 0100
IPC7	00A2		ŀ	C6IP<2:0:	>	_		IC5IP<2:0:	>	_		IC4IP<	2:0>	_		C3IP<2:0>		0100 0	100 0	100 0100
IPC8	00A4		C	C8IP<2:0	>	_	(DC7IP<2:0	>	-		OC6IP<	:2:0>	_	0)C5IP<2:0>		0100 0	100 0	100 0100
IPC9	00A6	_	P	WMIP<2:0)>	_	_	_	-	_		INT41IP	<2:0>	-	11	VT3IP<2:0>		0100 0	000 0	100 0100
IPC10	00A8	—	F	LTAIP<2:0)>	_	—	_	_	_	—	_	—	—	QEIIP<2:0>		0100 0	000 0	000 0000	
IPC11	00AA	_	_				_	_		_	_	_		_	F	LTBIP<2:0>	>	0000 0	000 0	000 0100
INTTREG	00B0	_	_	_			ILR	<3:0>	•	_	—		•	VECNUN	/<5:0>			0000 0	000 0	000 0000

TABLE 5-3: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC30F6015⁽¹⁾

Legend: — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The dsPIC30F family of devices contains internal program Flash memory for executing user code. There are two methods by which the user can program this memory:

- 1. In-Circuit Serial Programming[™] (ICSP[™])
- 2. Run-Time Self-Programming (RTSP)

6.1 In-Circuit Serial Programming (ICSP)

dsPIC30F devices can be serially programmed while in the end application circuit. This is simply done with two lines for Programming Clock and Programming Data (which are named PGC and PGD, respectively), and three other lines for Power (VDD), Ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

6.2 Run-Time Self-Programming (RTSP)

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions.

With RTSP, the user may erase program memory, 32 instructions (96 bytes) at a time and can write program memory data, 32 instructions (96 bytes) at a time.

6.3 Table Instruction Operation Summary

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in Word or Byte mode.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can access program memory in Word or Byte mode.

A 24-bit program memory address is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 6-1.

1 1 I I. 24 bits Using Program Counter Program 0 0 Counter NVMADR Reg EA Usina NVMADR NVMADRU Reg 1/0 Addressing 8 bits 16 bits 1 1 Working Reg EA Using TBLPAG Reg 1/01 Table Instruction 8 bits 16 bits Т 1 Byte User/Configuration Select 24-bit EA Space Select

FIGURE 6-1: ADDRESSING FOR TABLE AND NVM REGISTERS

7.3.2 WRITING A BLOCK OF DATA EEPROM

To write a block of data EEPROM, write to all sixteen latches first, then set the NVMCON register and program the block.

MOM	HIOM ADDR WORD WO	;	Init pointer
MOV	HUGH ADDR WORD W	1	
MOV	W1 TRI DAC	Ŧ	
MOM	#datal W2	;	Cet 1st data
TRIWT		,	write data
MOV	W_{2} , [W0] = 1 #data2 W2	,	Get 2nd data
TRIWTI	#dataz,wz w2 [w0]++	,	write data
MOV	#data2 W2		Cot 2rd data
	m_{2} m_{2}		write data
MON	$WZ_{\mu}WO_{\mu}$,	Cet 4th data
	maca+, wz		write data
MON	WZ,[WU]++ #data5 W2		Cot 5th data
	m_{2} m_{2}		write data
IBLWIL	WZ [WO] ++		Viile uala
			urito data
MON	₩Z,[WU]++ #data7 W2		Cot 7th data
	#uala/,W2		write data
MON	WZ,[W0]++ #data8 W2		Cot Ath data
TRIWTI	#datao,wz w2 [w0]++	,	write data
MOV	W_{2} [W_{0}] + #data9 W2	,	Cet 9th data
TRIWTT	$m_2 [w_1]_{++}$,	write data
MOM	$\frac{1}{2}$;	Get 10th data
TRLWTL	$W_2 [W_0]_{++}$;	write data
MOM	$\frac{1}{2}$;	Get 11th data
TBLWTL	W2 [W0]++	;	write data
MOV	#data12.W2	;	Get 12th data
TBLWTL	W2 [W0]++	;	write data
MOV	#data13,W2	;	Get 13th data
TBLWTL	W2 [W0]++	;	write data
MOV	#data14,W2	;	Get 14th data
TBLWTL	W2 [W0]++	;	write data
MOV	,, #data15,W2	;	Get 15th data
TBLWTL	W2 [W0]++	;	write data
MOV	#data16,W2	;	Get 16th data
TBLWTL	W2 [W0]++	;	write data. The NVMADR captures last table access address.
MOV	#0x400A,W0	;	Select data EEPROM for multi word op
MOV	W0 NVMCON	;	Operate Key to allow program operation
DISI	#5 [′]	;	Block all interrupts with priority <7
		;	for next 5 instructions
MOV	#0x55,W0		
MOV	W0,NVMKEY	;	Write the 0x55 key
MOV	#0xAA,W1		
MOV	W1,NVMKEY	;	Write the OxAA key
BSET	NVMCON, #WR	;	Start write cycle
NOP			
NOP			

EXAMPLE 7-5: DATA EEPROM BLOCK WRITE

7.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared; also, the Power-up Timer prevents EEPROM write.

The write initiate sequence and the WREN bit together, help prevent an accidental write during brown-out, power glitch or software malfunction.





8.2 Configuring Analog Port Pins

The use of the ADPCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

8.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP.

EXAMPLE 8-1:	PORT WRITE/READ
	EXAMPLE

; Configure PORTB<15:8>
; as inputs
; and PORTB<7:0> as outputs
; Delay 1 cycle
; Next Instruction

13.0 OUTPUT COMPARE MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This section describes the output compare module and associated operational modes. The features provided by this module are useful in applications requiring operational modes such as:

- Generation of Variable Width Output Pulses
- Power Factor Correction

Figure 13-1 depicts a block diagram of the output compare module.

The key operational features of the output compare module include:

- Timer2 and Timer3 Selection mode
- Simple Output Compare Match mode
- Dual Output Compare Match mode
- Simple PWM mode
- Output Compare during Sleep and Idle modes
- Interrupt on Output Compare/PWM Event

These operating modes are determined by setting the appropriate bits in the 16-bit OCxCON SFR (where x = 1,2,3,...,N). The dsPIC30F6010A and dsPIC30F6015 devices have eight compare channels.

OCxRS and OCxR in Figure 13-1 represent the Dual Compare registers. In the Dual Compare mode, the OCxR register is used for the first compare and OCxRS is used for the second compare.







17.2 I²C Module Addresses

The I2CADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value '1 1 1 1 0 A9 A8' (where A9, A8 are two Most Significant bits of I2CADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CADD, as specified in the 10-bit addressing protocol.

TABLE 17-1: 7-BIT I²C[™] SLAVE ADDRESSES SUPPORTED BY dsPIC30F

Address	Description					
0x00	General call address or start byte					
0x01-0x03	Reserved					
0x04-0x07	HS-mode master codes					
0x04-0x77	Valid 7-bit addresses					
0x78-0x7b	Valid 10-bit addresses (lower 7 bits)					
0x7c-0x7f	Reserved					

17.3 I²C 7-bit Slave Mode Operation

Once enabled (I2CEN = 1), the slave module will wait for a Start bit to occur (i.e., the I²C module is 'Idle'). Following the detection of a Start bit, 8 bits are shifted into I2CRSR and the address is compared against I2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0> are compared against I2CRSR<7:1> and I2CRSR<0> is the R_W bit. All incoming bits are sampled on the rising edge of SCL.

If an address match occurs, an Acknowledgement will be sent, and the Slave Event Interrupt Flag (SI2CIF) is set on the falling edge of the ninth (ACK) bit. The address match does not affect the contents of the I2CRCV buffer or the RBF bit.

17.3.1 SLAVE TRANSMISSION

If the R_W bit received is a '1', then the serial port will go into Transmit mode. It will send ACK on the ninth bit and then hold SCL to '0' until the CPU responds by writing to I2CTRN. SCL is released by setting the SCLREL bit, and 8 bits of data are shifted out. Data bits are shifted out on the falling edge of SCL, such that SDA is valid during SCL high (see timing diagram). The interrupt pulse is sent on the falling edge of the ninth clock pulse, regardless of the status of the ACK received from the master.

17.3.2 SLAVE RECEPTION

If the R_W bit received is a '0' during an address match, then Receive mode is initiated. Incoming bits are sampled on the rising edge of SCL. After 8 bits are received, if I2CRCV is not full or I2COV is not set, I2CRSR is transferred to I2CRCV. ACK is sent on the ninth clock.

If the RBF flag is set, indicating that I2CRCV is still holding data from a previous operation (RBF = 1), then ACK is not sent; however, the interrupt pulse is generated. In the case of an overflow, the contents of the I2CRSR are not loaded into the I2CRCV.

Note:	The I2CRCV will be loaded if the I2COV									
	bit = 1 and the RBF flag = 0. In this case,									
	a read of the I2CRCV was performed, but									
	the user did not clear the state of the									
	I2COV bit before the next receive									
	occurred. The Acknowledgement is not									
	sent ($\overline{ACK} = 1$) and the I2CRCV is									
	updated.									

17.4 I²C 10-bit Slave Mode Operation

In 10-bit mode, the basic receive and transmit operations are the same as in the 7-bit mode. However, the criteria for address match is more complex.

The I^2C specification dictates that a slave must be addressed for a write operation, with two address bytes following a Start bit.

The A10M bit is a control bit that signifies that the address in I2CADD is a 10-bit address rather than a 7-bit address. The address detection protocol for the first byte of a message address is identical for 7-bit and 10-bit messages, but the bits being compared are different.

I2CADD holds the entire 10-bit address. Upon receiving an address following a Start bit, I2CRSR <7:3> is compared against a literal '11110' (the default 10-bit address) and I2CRSR<2:1> are compared against I2CADD<9:8>. If a match occurs and if $R_W = 0$, the interrupt pulse is sent. The ADD10 bit will be cleared to indicate a partial address match. If a match fails or $R_W = 1$, the ADD10 bit is cleared and the module returns to the Idle state.

The low byte of the address is then received and compared with I2CADD<7:0>. If an address match occurs, the interrupt pulse is generated and the ADD10 bit is set, indicating a complete 10-bit address match. If an address match did not occur, the ADD10 bit is cleared and the module returns to the Idle state.

19.0 CAN MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

19.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments. The dsPIC30F6010A has two CAN modules. The dsPIC30F6015 has only one.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- · Support for remote frames
- Double-buffered receiver with two prioritized received message storage buffers (each buffer may contain up to 8 bytes of data)
- 6 full (standard/extended identifier) acceptance filters, 2 associated with the high priority receive buffer, and 4 associated with the low priority receive buffer
- 2 full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- Low-Power Sleep and Idle mode

The CAN bus module consists of a protocol engine, and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames, which include data messages or remote transmission requests initiated by the user as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame

A Standard Data Frame is generated by a node when the node wishes to transmit data. It includes a 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

Extended Data Frame

An Extended Data Frame is similar to a Standard Data Frame, but includes an Extended Identifier as well.

Remote Frame

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a Remote Frame with an identifier that matches the identifier of the required Data Frame. The appropriate data source node will then send a Data Frame as a response to this remote request.

• Error Frame

An Error Frame is generated by any node that detects a bus error. An error frame consists of 2 fields: an Error Flag field and an Error Delimiter field.

Overload Frame

An Overload Frame can be generated by a node as a result of 2 conditions. First, the node detects a dominant bit during Interframe Space, which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential Overload Frames to delay the start of the next message.

Interframe Space

Interframe Space separates a proceeding frame (of whatever type) from a following Data or Remote Frame.

23.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

23.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

DC CHARACT	ERISTICS		Standard O (unless oth Operating te	perating Con erwise stated emperature	nditions: 2.5V d) -40°C ≤TA ≤+8 -40°C ≤TA ≤+1:	to 5.5V 5°C for Industrial 25°C for Extended					
Parameter No.	Typical ^(1,2)	Мах	Units	nits Conditions							
Operating Cur	rent (IDD) ⁽³⁾										
DC51a	9.0	14	mA	25°C							
DC51b	9.0	14	mA	85°C	3.3V						
DC51c	9.0	14	mA	125°C		0.128 MIPS					
DC51e	17	26	mA	25°C		LPRC (512 kHz)					
DC51f	16	26	mA	85°C	5V						
DC51g	16	26	mA	125°C							
DC50a	11	18	mA	25°C							
DC50b	12	18	mA	85°C	3.3V						
DC50c	11	18	mA	125°C		(1.8 MIPS)					
DC50e	25	38	mA	25°C		FRC (7.37 MHz)					
DC50f	24	38	mA	85°C	5V						
DC50g	23	38	mA	125°C							
DC43a	19	30	mA	25°C							
DC43b	20	30	mA	85°C	3.3V						
DC43c	20	30	mA	125°C							
DC43e	34	51	mA	25°C		4 1/11/5					
DC43f	33	51	mA	85°C	5V						
DC43g	33	51	mA	125°C							
DC44a	34	53	mA	25°C							
DC44b	35	53	mA	85°C	3.3V						
DC44c	35	53	mA	125°C							
DC44e	59	89	mA	25°C		10 MIPS					
DC44f	59	89	mA	85°C	5V						
DC44g	59	89	mA	125°C							
DC47a	59	70	mA	25°C	2.21/						
DC47b	60	70	mA	85°C	3.3V						
DC47d	99	115	mA	25°C		20 MIPS					
DC47e	99	115	mA	85°C	5V						
DC47f	100	115	mA	125°C							
DC49a	138	155	mA	25°C							
DC49b	139	155	mA	85°C	٥v	30 MIPS					

TABLE 24-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with Core off, Clock on and all modules turned off.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail-to-rail. All I/O pins are configured as Inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

25.0 PACKAGING INFORMATION

25.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.				
Note:	In the event the full Microchip part number cannot be marked on one line, it w be carried over to the next line, thus limiting the number of availab characters for customer-specific information.					

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	MIN	NOM	MAX	
Number of Leads	Ν	80		
Lead Pitch	е	0.50 BSC		
Overall Height		-	—	1.20
Molded Package Thickness		0.95	1.00	1.05
Standoff		0.05	—	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	14.00 BSC		
Overall Length	D	14.00 BSC		
Molded Package Width	E1	12.00 BSC		
Molded Package Length	D1	12.00 BSC		
Lead Thickness	С	0.09	—	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B