



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	68
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
/oltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6010a-30i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	9
2.0	CPU Architecture Overview	18
3.0	Memory Organization	23
4.0	Address Generator Units	3
5.0	Interrupts	4
6.0	Flash Program Memory	49
7.0	Data EEPROM Memory	5
8.0	VO Ports	59
9.0	Timer1 Module	6
10.0	Timer2/3 Module	69
11.0	Timer4/5 Module	7
12.0	Input Capture Module	8
13.0	Output Compare Module	8
14.0	Quadrature Encoder Interface (QEI) Module	9
15.0	Motor Control PWM Module	97
16.0	SPI Module	107
	I2CTM Module	
18.0	Universal Asynchronous Receiver Transmitter (UART) Module	. 119
	CAN Module	
20.0	10-bit High-Speed Analog-to-Digital Converter (ADC) Module	. 139
21.0	System Integration	15
22.0	Instruction Set Summary	16
23.0	Development Support	. 173
	Electrical Characteristics	
25.0	Packaging Information	21
Appe	ndix A: Revision History	. 22
Index	C	227
The N	Microchip Web Site	233
Custo	omer Change Notification Service	. 233
Custo	omer Support	. 233
Read	er Response	. 234
Produ	uct Identification System	235

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.


To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.



TBLRDH.B (Wn < 0 > = 1)

3.1.2 DATA ACCESS FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

Program Memory 'Phantom' Byte (Read as '0')

The upper 32 Kbytes of data space may optionally be mapped into any 16K word program space page. This provides transparent access of stored constant data from X data space, without the need to use special instructions (i.e., TBLRDL/H, TBLWTL/H instructions).

Program space access through the data space occurs if the MSb of the data space EA is set and program space visibility is enabled, by setting the PSV bit in the Core Control register (CORCON). The functions of CORCON are discussed in **Section 2.4** "**DSP Engine**".

Data accesses to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Note that the upper half of addressable data space is always part of the X data space. Therefore, when a DSP operation uses program space mapping to access this memory region, Y data space should typically contain state (variable) data for DSP operations, whereas X data space should typically contain coefficient (constant) data.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 3-5), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits should be programmed to force an illegal instruction to maintain machine robustness. Refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157) for details on instruction encoding.

Note that by incrementing the PC by 2 for each program memory word, the Least Significant 15 bits of data space addresses directly map to the Least Significant 15 bits in the corresponding program space addresses. The remaining bits are provided by the Program Space Visibility Page register, PSVPAG<7:0>, as shown in Figure 3-5.

Note: PSV access is temporarily disabled during table reads/writes.


For instructions that use PSV which are executed outside a REPEAT loop:

- The following instructions will require one instruction cycle in addition to the specified execution time:
 - MAC class of instructions with data operand prefetch
 - MOV instructions
 - MOV.D instructions
- All other instructions will require two instruction cycles in addition to the specified execution time of the instruction.

For instructions that use PSV which are executed inside a REPEAT loop:

- The following instances will require two instruction cycles in addition to the specified execution time of the instruction:
 - Execution in the first iteration
 - Execution in the last iteration
 - Execution prior to exiting the loop due to an interrupt
 - Execution upon re-entering the loop after an interrupt is serviced
- Any other iteration of the REPEAT loop will allow the instruction, accessing data using PSV, to execute in a single cycle.

FIGURE 3-7: DATA SPACE FOR MCU AND DSP (MAC CLASS) INSTRUCTIONS EXAMPLE



CORE REGISTER MAP⁽¹⁾ **TABLE 3-3:**

SFR Name	Address (Home)	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
W0	0000						•		W0/W	REG								0000 0000 0000 0000
W1	0002								W1									0000 0000 0000 0000
W2	0004								W2	2								0000 0000 0000 0000
W3	0006								W3	3								0000 0000 0000 0000
W4	8000								W	1								0000 0000 0000 0000
W5	000A								W5	5								0000 0000 0000 0000
W6	000C								We	6								0000 0000 0000 0000
W7	000E		W7										0000 0000 0000 0000					
W8	0010								W8	3								0000 0000 0000 0000
W9	0012								WS)								0000 0000 0000 0000
W10	0014								W1	0								0000 0000 0000 0000
W11	0016								W1	1								0000 0000 0000 0000
W12	0018								W1	2								0000 0000 0000 0000
W13	001A								W1	3								0000 0000 0000 0000
W14	001C								W1	4								0000 0000 0000 0000
W15	001E								W1	5								0000 1000 0000 0000
SPLIM	0020								SPL	IM								0000 0000 0000 0000
ACCAL	0022								ACC	AL								0000 0000 0000 0000
ACCAH	0024								ACC	AH								0000 0000 0000 0000
ACCAU	0026			Sign E	xtension (ACCA<3	9>)						AC	CAU				0000 0000 0000 0000
ACCBL	0028								ACC	BL								0000 0000 0000 0000
ACCBH	002A								ACCI	ВН								0000 0000 0000 0000
ACCBU	002C			Sign E	xtension (ACCB<3	9>)						AC	CBU				0000 0000 0000 0000
PCL	002E								PC	L								0000 0000 0000 0000
PCH	0030	_	_	_	_	_	_	_	_	_				PCH				0000 0000 0000 0000
TBLPAG	0032	_	_	_	_	_	_	_	_				TBL	.PAG				0000 0000 0000 0000
PSVPAG	0034	_	_	_	_	_	_	_	_				PS\	'PAG				0000 0000 0000 0000
RCOUNT	0036								RCOL	JNT								uuuu uuuu uuuu uuuu
DCOUNT	0038								DCOL	JNT								uuuu uuuu uuuu uuuu
DOSTARTL	003A							DC	OSTARTL								0	uuuu uuuu uuu0
DOSTARTH	003C	_	_	_	_	_		_						OSTART	Н			0000 0000 0uuu uuuu
DOENDL	003E							D	OENDL								0	uuuu uuuu uuu0
DOENDH	0040	_	_	_	_	_	_	_	_	_				DOENDH	I		•	0000 0000 0uuu uuuu

u = uninitialized bit; — = unimplemented bit, read as '0'

Address Error Trap:

This trap is initiated when any of the following circumstances occurs:

- 1. A misaligned data word access is attempted.
- A data fetch from our unimplemented data memory location is attempted.
- A data access of an unimplemented program memory location is attempted.
- An instruction fetch from vector space is attempted.

Note: In the MAC class of instructions, wherein the data space is split into X and Y data space, unimplemented X space includes all of Y space, and unimplemented Y space includes all of X space.

- Execution of a "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address.
- Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.

Stack Error Trap:

This trap is initiated under the following conditions:

- The Stack Pointer is loaded with a value which is greater than the (user programmable) limit value written into the SPLIM register (stack overflow).
- The Stack Pointer is loaded with a value which is less than 0x0800 (simple stack underflow).

Oscillator Fail Trap:

This trap is initiated if the external oscillator fails and operation becomes reliant on an internal RC backup.

5.3.2 HARD AND SOFT TRAPS

It is possible that multiple traps can become active within the same cycle (e.g., a misaligned word stack write to an overflowed address). In such a case, the fixed priority shown in Figure 5-2 is implemented, which may require the user to check if other traps are pending in order to completely correct the Fault.

'Soft' traps include exceptions of priority level 8 through level 11, inclusive. The arithmetic error trap (level 11) falls into this category of traps.

'Hard' traps include exceptions of priority level 12 through level 15, inclusive. The address error (level 12), stack error (level 13) and oscillator error (level 14) traps fall into this category.

Each hard trap that occurs must be Acknowledged before code execution of any type may continue. If a lower priority hard trap occurs while a higher priority trap is pending, Acknowledged, or is being processed, a hard trap conflict will occur.

The device is automatically reset in a hard trap conflict condition. The TRAPR Status bit (RCON<15>) is set when the Reset occurs, so that the condition may be detected in software.

FIGURE 5-1: TRAP VECTORS




TABLE 5-3: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC30F6015⁽¹⁾

SFR Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	State	
INTCON1	0080	NSTDIS	_	_	_	_	OVATE	OVBTE	COVTE	_	1	-	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000 0000	0000 0	000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000 0000	0000 0	000
IFS0	0084	CNIF	MI2CIF	SI2CIF	NVMIF	ADIF	U1TXIF	U1RXIF	SPI1IF	T3IF	T2IF	OC2IF	IC2IF	T1IF	OC1IF	IC1IF	INT0IF	0000 0000	0000 0	000
IFS1	0086	IC6IF	IC5IF	IC4IF	IC3IF	C1IF	SPI2IF	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	IC8IF	IC7IF	INT1IF	0000 0000	0000 0	000
IFS2	0088	1	_	-	FLTBIF	FLTAIF	_	_	QEIIF	PWMIF	I	INT4IF	INT3IF	OC8IF	OC7IF	OC6IF	OC5IF	0000 0000	0000 0	000
IEC0	008C	CNIE	MI2CIE	SI2CIE	NVMIE	ADIE	U1TXIE	U1RXIE	SPI1IE	T3IE	T2IE	OC2IE	IC2IE	T1IE	OC1IE	IC1IE	INTOIE	0000 0000	0000 0	000
IEC1	008E	IC6IE	IC5IE	IC4IE	IC3IE	C1IE	SPI2IE	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	IC8IE	IC7IE	INT1IE	0000 0000	0000 0	000
IEC2	0090	1	_	1	FLTBIE	FLTAIE	_	_	QEIIE	PWMIE	I	INT4IE	INT3IE	OC8IE	OC7IE	OC6IE	OC5IE	0000 0000	0000 0	000
IPC0	0094	1	٦	T1IP<2:0>	•	1	(OC1IP<2:0	>			IC1IP<	2:0>	_	II.	NT0IP<2:0>		0100 0100	0100 0	100
IPC1	0096	1	Т	Γ31P<2:0	>	1		T2IP<2:0>				OC2IP<	:2:0>	_	1	C2IP<2:0>		0100 0100	0100 0	100
IPC2	0098	1	F	ADIP<2:0	>	-	U	11TXIP<2:0)>			U1RXIP	<2:0>	_	S	PI1IP<2:0>		0100 0100	0100 0	100
IPC3	009A	1	C	ONIP<2:0:	>	1	N	/II2CIP<2:0)>			SI2CIP<	:2:0>	_	N	VMIP<2:0>		0100 0100	0100 0	100
IPC4	009C	1	0	C3IP<2:0	 >	1		IC8IP<2:0:	>			IC7IP<	2:0>	_	II.	NT1IP<2:0>		0100 0100	0100 0	100
IPC5	009E	1	IN	NT2IP<2:0)>	-		T5IP<2:0>	•			T4IP<2	2:0>	_	C	C4IP<2:0>		0100 0100	0100 0	100
IPC6	00A0	1	(C1IP<2:0>	>	-	9	SPI2IP<2:0	>			U2TXIP	<2:0>	_	U	2RXIP<2:0	>	0100 0100	0100 0	100
IPC7	00A2	1	10	C6IP<2:0:	>	-		IC5IP<2:0	>	_		IC4IP<	2:0>	_	I	C3IP<2:0>		0100 0100	0100 0	100
IPC8	00A4	1	0	C8IP<2:0	 >	-	(OC7IP<2:0	>			OC6IP<	:2:0>	_	C	C5IP<2:0>		0100 0100	0100 0	100
IPC9	00A6	_	P۱	WMIP<2:0)>	_	_	_	_	_		NT41IP	<2:0>	_	11	NT3IP<2:0>	,	0100 0000	0100 0	100
IPC10	00A8	_	Fl	LTAIP<2:0)>	_	_	_	_	_	_	_	_	_		QEIIP<2:0>		0100 0000	0000 0	000
IPC11	00AA	_	_	_	_	_	_	_	_	_	_	_	_	_	F	LTBIP<2:0>	,	0000 0000	0000 0	100
INTTREG	00B0	_	_	_	_		ILR-	<3:0>		_	-			VECNUM	1<5:0>			0000 0000	0000 0	000

Legend

-- = unimplemented bit, read as '0'

NOTES:

10.0 TIMER2/3 MODULE

Note:

This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This section describes the 32-bit General Purpose (GP) Timer module (Timer2/3) and associated operational modes. Figure 10-1 depicts the simplified block diagram of the 32-bit Timer2/3 module. Figure 10-3 and Figure 10-5 show Timer2/3 configured as two independent 16-bit timers; Timer2 and Timer3, respectively.

Note:

Timer2 is a Type B timer and Timer3 is a Type C timer. Please refer to the appropriate timer type in **Section 24.0 "Electrical Characteristics"**.

The Timer2/3 module is a 32-bit timer, which can be configured as two 16-bit timers, with selectable operating modes. These timers are utilized by other peripheral modules such as:

- · Input Capture
- Output Compare/Simple PWM

The following sections provide a detailed description, including setup and control registers, along with associated block diagrams for the operational modes of the timers.

The 32-bit timer has the following modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer operation
- · Single 32-bit Synchronous Counter

Further, the following operational characteristics are supported:

- ADC Event Trigger
- · Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match

These operating modes are determined by setting the appropriate bit(s) in the 16-bit T2CON and T3CON SFRs.

For 32-bit timer/counter operation, Timer2 is the least significant word and Timer3 is the most significant word of the 32-bit timer.

Note:

For 32-bit timer operation, T3CON control bits are ignored. Only T2CON control bits are used for setup and control. Timer2 clock and gate inputs are utilized for the 32-bit timer module, but an interrupt is generated with the Timer3 Interrupt Flag (T3IF) and the interrupt is enabled with the Timer3 Interrupt Enable bit (T3IE).

16-bit Mode: In the 16-bit mode, Timer2 and Timer3 can be configured as two independent 16-bit timers. Each timer can be set up in either 16-bit Timer mode or 16-bit Synchronous Counter mode. See **Section 9.0 "Timer1 Module"**, Timer1 Module, for details on these two operating modes.

The only functional difference between Timer2 and Timer3 is that Timer2 provides synchronization of the clock prescaler output. This is useful for high frequency external clock inputs.

32-bit Timer Mode: In the 32-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the combined 32-bit period register, PR3/PR2, then resets to '0' and continues to count.

For synchronous 32-bit reads of the Timer2/Timer3 pair, reading the Isw (TMR2 register) will cause the msw to be read and latched into a 16-bit holding register, termed TMR3HLD.

For synchronous 32-bit writes, the holding register (TMR3HLD) must first be written to. When followed by a write to the TMR2 register, the contents of TMR3HLD will be transferred and latched into the MSB of the 32-bit timer (TMR3).

32-bit Synchronous Counter Mode: In the 32-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in the combined 32-bit period register, PR3/PR2, then resets to '0' and continues.

When the timer is configured for the Synchronous Counter mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T2CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

NOTES:

NOTES:

TABLE 13-1: OUTPUT COMPARE REGISTER MAP⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
OC1RS	0180							Outpu	it Compare	e 1 Secon	dary Regi	ster						0000 0000 0000 0000
OC1R	0182							Ou	tput Comp	are 1 Mai	n Registe							0000 0000 0000 0000
OC1CON	0184	1	_	OCSIDL	1	1	_	_	1	_	1	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC2RS	0186							Outpu	ıt Compar	e 2 Secon	dary Regi	ster						0000 0000 0000 0000
OC2R	0188							Ou	tput Comp	are 2 Mai	n Registe	-						0000 0000 0000 0000
OC2CON	018A	1	_	OCSIDL	1	1	_	_	1	_	1	_	OCFLT	OCTSE		OCM<2:0>		0000 0000 0000 0000
OC3RS	018C							Outpu	it Compar	e 3 Secon	dary Regi	ster						0000 0000 0000 0000
OC3R	018E					_		Ou	tput Comp	are 3 Mai	n Registe	-		_				0000 0000 0000 0000
OC3CON	0190	1	_	OCSIDL	1	-	_	_	1	_	1	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC4RS	0192							Outpu	it Compar	e 4 Secon	dary Regi	ster						0000 0000 0000 0000
OC4R	0194							Ou	tput Comp	are 4 Mai	n Registe	-						0000 0000 0000 0000
OC4CON	0196	1	_	OCSIDL	1	1	_	_	1	_	1	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC5RS	0198							Outpu	it Compar	e 5 Secon	dary Regi	ster						0000 0000 0000 0000
OC5R	019A							Ou	tput Comp	are 5 Mai	n Registe	-						0000 0000 0000 0000
OC5CON	019C	_	_	OCSIDL	-	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC6RS	019E							Outpu	it Compar	e 6 Secon	dary Regi	ster						0000 0000 0000 0000
OC6R	01A0							Ou	tput Comp	are 6 Mai	n Registe	-						0000 0000 0000 0000
OC6CON	01A2	-	_	OCSIDL	1	-	_	_	1	_	1	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC7RS	01A4							Outpu	it Compar	e 7 Secon	dary Regi	ster	•		-			0000 0000 0000 0000
OC7R	01A6							Ou	tput Comp	are 7 Mai	n Registe	-						0000 0000 0000 0000
OC7CON	01A8	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC8RS	01AA				·	<u> </u>		Outpu	ıt Compar	e 8 Secon	dary Regi	ster						0000 0000 0000 0000
OC8R	01AC							Ou	tput Comp	are 8 Mai	n Registe							0000 0000 0000 0000
OC8CON	01AE	_	_	OCSIDL		_	_	_	-	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
Legend:	uni	mnlemen	ted hit re	ead as '0'											•		•	

Legend: — = unimplemented bit, read as '0'

TABLE 17-2: I²C™ REGISTER MAP⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
I2CRCV	0200	_			_	_		_	_				Receive R	egister				0000 0000 0000 0000
I2CTRN	0202				_	_		_					Transmit F	Register				0000 0000 1111 1111
I2CBRG	0204					_						Baud F	Rate Gener	ator				0000 0000 0000 0000
I2CCON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0001 0000 0000 0000
12CSTAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000 0000 0000 0000
I2CADD	020A				_	_	_					Address F	Register			-		0000 0000 0000 0000

Legend: — = unimplemented bit, read as '0'

20.0 10-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

Note:

This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The 10-bit High-Speed Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit digital number. This module is based on a Successive Approximation Register (SAR) architecture, and provides a maximum sampling rate of 1 Msps. The A/D module has 16 analog inputs which are multiplexed into four sample and hold amplifiers. The output of the sample and hold is the input into the converter, which generates the result. The analog reference voltages are software selectable to either the device supply voltage (AVDD/AVSS) or the voltage level on the (VREF+/VREF-) pin. The A/D converter has a unique feature of being able to operate while the device is in Sleep mode.

The A/D module has six 16-bit registers:

- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)
- A/D Control Register 3 (ADCON3)
- A/D Input Select Register (ADCHS)
- A/D Port Configuration Register (ADPCFG)
- A/D Input Scan Selection Register (ADCSSL)

The ADCON1, ADCON2 and ADCON3 registers control the operation of the A/D module. The ADCHS register selects the input channels to be converted. The ADPCFG register configures the port pins as analog inputs or as digital I/O. The ADCSSL register selects inputs for scanning.

Note:

The SSRC<2:0>, ASAM, SIMSAM, SMPI<3:0>, BUFM and ALTS bits, as well as the ADCON3 and ADCSSL registers, must not be written to while ADON = 1. This would lead to indeterminate results.

The block diagram of the A/D module is shown in Figure 20-1.

20.7.1.3 1 Msps Configuration Items

The following configuration items are required to achieve a 1 Msps conversion rate.

- Comply with conditions provided in Figure 20-1
- Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure 20-2
- Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option
- Enable automatic sampling by setting the ASAM control bit in the ADCON1 register
- Enable sequential sampling by clearing the SIMSAM bit in the ADCON1 register
- Enable at least two sample and hold channels by writing the CHPS<1:0> control bits in the ADCON2 register
- Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts. At a minimum, set SMPI<3:0> = 0001 since at least two sample and hold channels should be enabled
- Configure the A/D clock period to be:

= 83.33 ns

by writing to the ADCS<5:0> control bits in the ADCON3 register

- Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010
- Select at least two channels per analog input pin by writing to the ADCHS register

20.7.2 750 ksps CONFIGURATION GUIDELINE

The following configuration items are required to achieve a 750 ksps conversion rate. This configuration assumes that a single analog input is to be sampled.

- Comply with conditions provided in Figure 20-1
- Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure 20-2
- Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option
- Enable automatic sampling by setting the ASAM control bit in the ADCON1 register
- Enable one sample and hold channel by setting CHPS<1:0> = 00 in the ADCON2 register
- Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts
- Configure the A/D clock period to be:

= 95.24 ns (12 + 2) X 750,000

by writing to the ADCS<5:0> control bits in the ADCON3 register

- Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010
- · Select one channel per analog input pin by writing

to the ADCHS register

20.7.3 600 ksps CONFIGURATION GUIDELINE

The configuration for 600 ksps operation is dependent on whether a single input pin is to be sampled or whether multiple pins will be sampled.

20.7.3.1 Single Analog Input

When performing conversions at 600 ksps for a single analog input, at least two sample and hold channels must be enabled. The analog input multiplexer must be configured so that the same input pin is connected to both sample and hold channels. The A/D converts the value held on one S/H channel, while the second S/H channel acquires a new input sample.

20.7.3.2 Multiple Analog Input

The A/D converter can also be used to sample multiple analog inputs using multiple sample and hold channels. In this case, the total 600 ksps conversion rate is divided among the different input signals. For example, four inputs can be sampled at a rate of 150 ksps for each signal or two inputs can be sampled at a rate of 300 ksps for each signal. Sequential sampling must be used in this configuration to allow adequate sampling time on each input.

20.7.3.3 600 ksps Configuration Items

The following configuration items are required to achieve a 600 ksps conversion rate.

- · Comply with conditions provided in Figure 20-1
- Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure 20-2
- Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option
- Enable automatic sampling by setting the ASAM control bit in the ADCON1 register
- Enable sequential sampling by clearing the SIMSAM bit in the ADCON1 register
- Enable at least two sample and hold channels by writing the CHPS<1:0> control bits in the ADCON2 register
- Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts. At a minimum, set SMPI<3:0> = 0001 since at least two sample and hold channels should be enabled
- Configure the A/D clock period to be:

1 = 138.89 ns 12 x 600,000

by writing to the ADCS<5:0> control bits in the ADCON3 register

- Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010
- Select at least two channels per analog input pin by writing to the ADCHS register

21.0 SYSTEM INTEGRATION

Note:

This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- · Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (BOR)
- · Watchdog Timer (WDT)
- Power-Saving modes (Sleep and Idle)
- Code Protection
- · Unit ID Locations
- In-Circuit Serial Programming (ICSP)

dsPIC30F devices have a Watchdog Timer, which is permanently enabled via the Configuration bits or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut-off. The RC oscillator option saves system cost, while the LP crystal option saves power.

21.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- Clock Control register (OSCCON)
- · Configuration bits for main oscillator selection

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related Status bits.

Table 21-1 provides a summary of the dsPIC30F oscillator operating modes. A simplified diagram of the oscillator system is shown in Figure 21-1.

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ {Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd]}
Wdo	Destination W register ∈ {Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb]}
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4*W4,W5*W5,W6*W6,W7*W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4*W5,W4*W6,W4*W7,W5*W6,W5*W7,W6*W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ {Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws]}
Wso	Source W register ∈ {Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb]}
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9+W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11+W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

23.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

23.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

23.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

23.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

23.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- MPLAB IDE compatibility

24.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC30F AC characteristics and timing parameters.

TABLE 24-13: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

		Standard Operating Conditions (unless otherwise stated)	s: 2.5V to 5.5V	
1	AC CHARACTERISTICS	Operating temperature -40°C s	≤Ta ≤+85°C for Industrial	l
		-40°C ≤	≤Ta ≤+125°C for Extended	l
		Operating voltage VDD range as	described in Table 24-1 and Table 24-2.	l

FIGURE 24-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





FIGURE 24-3: EXTERNAL CLOCK TIMING






FIGURE 24-17: SPI MODULE MASTER MODE (CKE =1) TIMING CHARACTERISTICS

TABLE 24-34: SPI MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	RACTERIST	rics	Standard (unless o Operating	therwise	stated) ture -40°	°C ≤TA ≤+8	to 5.5V 85°C for Industrial 125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP10	TscL	SCKx output low time(3)	Tcy/2	_	-	ns	_
SP11	TscH	SCKx output high time ⁽³⁾	Tcy/2	_	_	ns	_
SP20	TscF	SCKx output fall time ⁽⁴⁾	_	_	_	ns	See parameter DO32
SP21	TscR	SCKx output rise time(4)	_	_	_	ns	See parameter DO31
SP30	TdoF	SDOx data output fall time(4)	_	_	_	ns	See parameter DO32
SP31	TdoR	SDOx data output rise time(4)	_	_	_	ns	See parameter DO31
SP35	TscH2doV, TscL2doV	SDOx data output valid after SCKx edge	_	_		ns	_
SP36	TdoV2sc, TdoV2scL	SDOx data output setup to first SCKx edge	30	_	_	ns	_
SP40	TdiV2scH, TdiV2scL	Setup time of SDIx data input to SCKx edge	20	_	_	ns	_
SP41	TscH2diL, TscL2diL	Hold time of SDIx data input to SCKx edge	20	_	_	ns	_

- **Note 1:** These parameters are characterized but not tested in manufacturing.
 - 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - **3:** The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPI pins.

INDEX

A		Oscillator System	. 154
A/D		Output Compare Mode	85
Aborting a Conversion	1/12	PWM Module	98
Acquisition Requirements		Quadrature Encoder Interface	91
ADCHS		Reset System	. 158
ADCON1		Shared Port Structure	60
ADCON2		SPI	. 109
ADCON3		SPI Master/Slave Connection	. 109
ADCSSL		UART Receiver	. 121
ADCSSL		UART Transmitter	. 120
		10-bit High-Speed A/D Functional	. 141
Configuring Analog Port Pins		16-bit Timer1 Module (Type A Timer)	
Connection Considerations		16-bit Timer2 (Type B Timer) for dsPIC30F6010A .	
Conversion Operation		16-bit Timer2 (Type B Timer) for dsPIC30F6015	
Conversion Rate Parameters		16-bit Timer3 (Type C Timer)	
Conversion Speeds		16-bit Timer4 (Type B Timer)	
Effects of a Reset		16-bit Timer5 (Type C Timer)	
Operation During CPU Idle Mode		32-bit Timer2/3 for dsPIC30F6010A	
Operation During CPU Sleep Mode		32-bit Timer2/3 for dsPIC30F6015	
Output Formats		32-bit Timer4/5	
Power-Down Modes		BOR. See Brown-out Reset.	
Programming the Start of Conversion Trigger		Brown-out Reset (BOR)	152
Register Map			
Result Buffer		C	
Selecting the Conversion Clock		C Compilers	
Selecting the Conversion Sequence		MPLAB C18	. 176
Voltage Reference Schematic		CAN	0
1 Msps Configuration Guideline	145	Baud Rate Setting	133
10-bit High-Speed Analog-to-Digital		Bit Timing	
Converter Module	140	Phase Segments	
600 ksps Configuration Guideline		Prescaler	
750 ksps Configuration Guideline	146	Propagation Segment	
AC Characteristics		Sample Point	
Internal FRC Jitter, Accuracy and Drift	192	Synchronization	
Internal LPRC Accuracy	192	CAN1 Register Map for dsPIC30F6010A/6015	
Load Conditions	188	CAN1 Register Map for dsPIC30F6010A	
Temperature and Voltage Specifications	188	Frame Types	
Address Generator Units	35	Message Reception	
Alternate Vector Table	45	Acceptance Filter Masks	
Alternate 16-bit Timer/Counter	93	Acceptance Filters	
Assembler		Receive Buffers	
MPASM Assembler	176	Receive Errors	
Automatic Clock Stretch	115	Receive Interrupts	
During 10-bit Addressing (STREN = 1)	115	Receive Overrun	
During 7-bit Addressing (STREN = 1)	115	Message Transmission	
Receive Mode	115	Aborting	
Transmit Mode	115	g .	
n		Errors	
В		Priority	
Barrel Shifter	22	Sequence	
Bit-Reversed Addressing	38	Transmit Buffers	
Example	38	Transmit Interrupts	
Implementation	38	Operation Modes	
Modifier Values (table)	39	Disable	
Sequence Table (16-Entry)	39	Error Recognition	
Block Diagrams		Initialization	
CAN Buffers and Protocol Engine	129	Listen-Only	
Dedicated Port Structure		Loopback	
DSP Engine	19	Normal	
dsPIC30F6010A		Overview	
dsPIC30F6015		CAN Module	
External Power-on Reset Circuit	160	Center-Aligned PWM	. 101
Input Capture Mode		Code Examples	
I ² C	113	Data EEPROM Block Erase	
	-	Data EEPROM Block Write	58