

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c161cslfcafxuma1
Supplier Device Package	PG-TQFP-64-8
Package / Case	64-LQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Oscillator Type	Internal
Data Converters	A/D 12x10b
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
RAM Size	10K x 8
EEPROM Size	-
Program Memory Type	ROMIess
Program Memory Size	-
Number of I/O	93
Peripherals	POR, PWM, WDT
Connectivity	CANbus, EBI/EMI, I ² C, SPI, UART/USART
Speed	25MHz
Core Size	16-Bit
Core Processor	C166
Product Status	Obsolete
Details	



- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 93 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- Supported by a Large Range of Development Tools like C-Compilers,
 Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers,
 Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 128-Pin TQFP Package

This document describes several derivatives of the C161 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Table 1 C161CS/JC/JI Derivative Synopsis

Derivative	On-Chip Program Memory	Serial Bus Interface(s)	Maximum CPU Frequency
SAK-C161CS-32RF SAB-C161CS-32RF	256 KByte ROM	CAN1, CAN2	25 MHz
SAK-C161CS-LF SAB-C161CS-LF		CAN1, CAN2	25 MHz
SAK-C161JC-32RF SAB-C161JC-32RF	256 KByte ROM	CAN1, SDLM	25 MHz
SAK-C161JC-LF SAB-C161JC-LF		CAN1, SDLM	25 MHz
SAK-C161JI-32RF SAB-C161JI-32RF	256 KByte ROM	SDLM	25 MHz
SAK-C161JI-LF SAB-C161JI-LF		SDLM	25 MHz

For simplicity all versions are referred to by the term C161CS/JC/JI throughout this document.

Data Sheet 2 V3.0, 2001-01



Pin Configuration

(top view)




Figure 2

*) The marked pins of Port 4 and Port 7 can have interface lines assigned to them (CAN interface in the C161CS and C161JC, SDLM interface in the C161JC and C161JI). Table 2 on the pages below lists the possible assignments.



Table 2 Pin Definitions and Functions

Symbol	Pin No.	Input Outp.	Function						
RST OUT	1	0	when the pa	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.					
NMI	2	I	pin causes the PWRDN pin must be power down executed, tl	the CPU to vector to the NMI trap routine. When N (power down) instruction is executed, the NMI low in order to force the C161CS/JC/JI to go into mode. If NMI is high, when PWRDN is the part will continue to run in normal mode. pin NMI should be pulled high externally.					
P6		IO	programma configured impedance pull or oper	8-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. For a pin as input, the output driver is put into highstate. Port 6 outputs can be configured as push/or drain drivers. pins also serve for alternate functions:					
P6.0	5	0	CS0	Chip Select 0 Output					
P6.1	6	0	CS1	Chip Select 1 Output					
P6.2	7	0	CS2	Chip Select 2 Output					
P6.3	8	0	CS3	Chip Select 3 Output					
P6.4	9	0	CS4	Chip Select 4 Output					
P6.5	10		HOLD	External Master Hold Request Input					
P6.6	11	I/O	HLDA	Hold Acknowledge Output (master mode) or Input (slave mode)					
P6.7	12	0	BREQ	Bus Request Output					

Data Sheet 5 V3.0, 2001-01



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function					
P5		I		Port 5 is a 12-bit input-only port with Schmitt-Trigger char.				
			The pins of Port 5 also serve as analog input channels for the A/D converter, or they serve as timer inputs:					
P5.0	27	1	AN0	·	·			
P5.1	28	1	AN1					
P5.2	29	1	AN2					
P5.3	30	I	AN3					
P5.4	31	1	AN4					
P5.5	32	1	AN5					
P5.6	33	1	AN6					
P5.7	34	1	AN7					
P5.12	37	1	AN12,	T6IN	GPT2 Timer T6 Count Inp.			
P5.13	38	1	AN13,	T5IN	GPT2 Timer T5 Count Inp.			
P5.14	39	1	AN14,	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.			
P5.15	40	I	AN15,	T2EUD	GPT1 Timer T5 Ext. Up/Down Ctrl. Inp.			

Data Sheet 7 V3.0, 2001-01



Memory Organization

The memory space of the C161CS/JC/JI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C161CS/JC/JI incorporates 256 KBytes of on-chip mask-programmable ROM for code or constant data. The lower 32 KBytes of the on-chip ROM can be mapped either to segment 0 or segment 1.

2 KBytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2×512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

8 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks, or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitaddressable. The XRAM permits 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.

Data Sheet 16 V3.0, 2001-01



External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external $\overline{\text{CS}}$ signals (4 windows plus default) can be generated in order to save external glue logic. The C161CS/JC/JI offers the possibility to switch the $\overline{\text{CS}}$ outputs to an unlatched mode. In this mode the internal filter logic is switched off and the $\overline{\text{CS}}$ signals are directly generated from the address. The unlatched $\overline{\text{CS}}$ mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories or memories with varying access times is supported via a particular 'Ready' function.

A HOLD/HLDA protocol is available for bus arbitration and allows to share external resources with other bus masters. The bus arbitration is enabled by setting bit HLDEN in register PSW. After setting HLDEN once, pins P6.7 ... P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to '1' the Slave Mode is selected where pin HLDA is switched to input. This allows to directly connect the slave controller to another master controller without glue logic.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.

Data Sheet 17 V3.0, 2001-01



Table 3 C161CS/JC/JI Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CC0IE	CC0INT	00'0040 _H	10 _H
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044 _H	11 _H
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048 _H	12 _H
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004C _H	13 _H
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050 _H	14 _H
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054 _H	15 _H
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058 _H	16 _H
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005C _H	17 _H
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060 _H	18 _H
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064 _H	19 _H
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068 _H	1A _H
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00'006C _H	1B _H
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070 _H	1C _H
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074 _H	1D _H
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078 _H	1E _H
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007C _H	1F _H
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0 _H	30 _H
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 _H	31 _H
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 _H	32 _H
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CC _H	33 _H
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0 _H	34 _H
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4 _H	35 _H
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8 _H	36 _H
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DC _H	37 _H
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0 _H	38 _H
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 _H	39 _H
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8 _H	3A _H
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00EC _H	3B _H
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00E0 _H	3C _H
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110 _H	44 _H



Table 3 C161CS/JC/JI Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114 _H	45 _H
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118 _H	46 _H
CAPCOM Timer 0	T0IR	TOIE	TOINT	00'0080 _H	20 _H
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084 _H	21 _H
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 _H	3D _H
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 _H	3E _H
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 _H	22 _H
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C _H	23 _H
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 _H	24 _H
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 _H	25 _H
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 _H	26 _H
GPT2 CAPREL Reg.	CRIR	CRIE	CRINT	00'009C _H	27 _H
A/D Conversion Compl.	ADCIR	ADCIE	ADCINT	00'00A0 _H	28 _H
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 _H	29 _H
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 _H	2A _H
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C _H	47 _H
ASC0 Receive	S0RIR	S0RIE	SORINT	00'00AC _H	2B _H
ASC0 Error	S0EIR	S0EIE	SOEINT	00'00B0 _H	2C _H
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 _H	2D _H
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 _H	2E _H
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC _H	2F _H
IIC Data Transfer Event	XP0IR	XP0IE	XP0INT	00'0100 _H	40 _H
IIC Protocol Event	XP1IR	XP1IE	XP1INT	00'0104 _H	41 _H
CAN1 (C161CS/JC)	XP2IR	XP2IE	XP2INT	00'0108 _H	42 _H
PLL/OWD and RTC	XP3IR	XP3IE	XP3INT	00'010C _H	43 _H
ASC1 Transmit	XP4IR	XP4IE	XP4INT	00'0120 _H	48 _H
ASC1 Receive	XP5IR	XP5IE	XP5INT	00'0124 _H	49 _H
ASC1 Error	XP6IR	XP6IE	XP6INT	00'0128 _H	4A _H
CAN2 (C161CS) or SDLM (C161JC/JI)	XP7IR	XP7IE	XP7INT	00'012C _H	4B _H



The C161CS/JC/JI also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 4 shows all of the possible exceptions or error conditions that can arise during runtime:

Table 4 Hardware Trap Summary

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset W-dog Timer Overflow	_	RESET RESET RESET	00'0000 _H	00 _H 00 _H 00 _H	
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 _H 00'0010 _H 00'0018 _H	02 _H 04 _H 06 _H	
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault Illegal Word Operand	UNDOPC PRTFLT ILLOPA	BTRAP BTRAP BTRAP	00'0028 _H 00'0028 _H 00'0028 _H	0A _H 0A _H	
Access Illegal Instruction Access Illegal External Bus Access	ILLINA ILLBUS	BTRAP BTRAP	00'0028 _H 00'0028 _H	OA _H OA _H	I I
Reserved	_	_	[2C _H – 3C _H]	[0B _H – 0F _H]	_
Software Traps TRAP Instruction	_	_	Any [00'0000 _H - 00'01FC _H] in steps of 4 _H	Any [00 _H – 7F _H]	Current CPU Priority

Data Sheet 23 V3.0, 2001-01



When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.




Figure 5 CAPCOM Unit Block Diagram



General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer over-flow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

Data Sheet 26 V3.0, 2001-01



CAN-Modules

The integrated CAN-Modules handle the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip CAN-Modules can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

The modules provide Full CAN functionality on up to 15 message objects each. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance filtering which allows to accept a number of identifiers in Full CAN mode and also allows to disregard a number of identifiers in Basic CAN mode. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 bytes.

The bit timing is derived from the XCLK and is programmable up to a data rate of 1 MBaud. Each CAN-Module uses two pins of Port 4 or Port 8 to interface to an external bus transceiver. The interface pins are assigned via software.

Module CAN2 (C161CS only) is identical with the first one, except that it uses a separate address area and a separate interrupt node.

The two CAN modules can be internally coupled by assigning their interface pins to the same two port pins, or they can interface to separate CAN buses.

Note: When one or both of the on-chip CAN Modules are used with the interface lines assigned to Port 4, the interface lines override the segment address lines and the segment address output on Port 4 is therefore limited to 6/4 bits i.e. address lines A21/A19 ... A16. CS lines can be used to increase the total amount of addressable external memory.

IIC Module

The integrated IIC Bus Module handles the transmission and reception of frames over the two-line IIC bus in accordance with the IIC Bus specification. The on-chip IIC Module can receive and transmit data using 7-bit or 10-bit addressing and it can operate in slave mode, in master mode or in multi-master mode.

Several physical interfaces (port pins) can be established under software control. Data can be transferred at speeds up to 400 kbit/sec.

Two interrupt nodes dedicated to the IIC module allow efficient interrupt service and also support operation via PEC transfers.

Note: The port pins associated with the IIC interfaces feature open drain drivers only, as required by the IIC specification.

Data Sheet 33 V3.0, 2001-01



Table 6 Instruction Set Summary (cont'd)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2



Table 7 C161CS/JC/JI Registers, Ordered by Name (cont'd)

Name		Physica	ıl	8-Bit	Description	Reset
		Address	S	Addr.		Value
IDPROG		F078 _H	Ε	3C _H	Identifier	$XXXX_H$
IFR		EB18 _H	X		SDLM In-Frame Response Register	0000 _H
INTCON		EB2C _H	X		SDLM Interrupt Control Register	0000 _H
IPCR		EB04 _H	X		SDLM Interface Port Connect Register	0007 _H
ISNC		F1DE _H	Ε	EF _H	Interrupt Subnode Control Register	0000 _H
MDC	b	FF0E _H		87 _H	CPU Multiply Divide Control Register	0000 _H
MDH		FE0C _H		06 _H	CPU Multiply Divide Reg. – High Word	0000 _H
MDL		FE0E _H		07 _H	CPU Multiply Divide Reg. – Low Word	0000 _H
ODP2	b	F1C2 _H	Ε	E1 _H	Port 2 Open Drain Control Register	0000 _H
ODP3	b	F1C6 _H	Ε	E3 _H	Port 3 Open Drain Control Register	0000 _H
ODP4	b	F1CA _H	Ε	E5 _H	Port 4 Open Drain Control Register	00 _H
ODP6	b	F1CE _H	Ε	E7 _H	Port 6 Open Drain Control Register	00 _H
ODP7	b	F1D2 _H	Ε	E9 _H	Port 7 Open Drain Control Register	00 _H
ONES	b	FF1E _H		8F _H	Constant Value 1's Register (read only)	FFFF _H
P0H	b	FF02 _H		81 _H	Port 0 High Reg. (Upper half of PORT0)	00 _H
P0L	b	FF00 _H		80 _H	Port 0 Low Reg. (Lower half of PORT0)	00 _H
P1H	b	FF06 _H		83 _H	Port 1 High Reg. (Upper half of PORT1)	00 _H
P1L	b	FF04 _H		82 _H	Port 1 Low Reg. (Lower half of PORT1)	00 _H
P2	b	FFC0 _H		E0 _H	Port 2 Register	0000 _H
P3	b	FFC4 _H		E2 _H	Port 3 Register	0000 _H
P4	b	FFC8 _H		E4 _H	Port 4 Register (7 bits)	00 _H
P5	b	FFA2 _H		D1 _H	Port 5 Register (read only)	XXXX _H
P6	b	FFCC _H		E6 _H	Port 6 Register (8 bits)	00 _H
P7	b	FFD0 _H		E8 _H	Port 7 Register (8 bits)	00 _H
P9	b	FFD8 _H		ECH	Port 9 Register (8 bits)	00 _H
PECC0		FEC0 _H		60 _H	PEC Channel 0 Control Register	0000 _H
PECC1		FEC2 _H		61 _H	PEC Channel 1 Control Register	0000 _H
PECC2		FEC4 _H		62 _H	PEC Channel 2 Control Register	0000 _H
PECC3		FEC6 _H		63 _H	PEC Channel 3 Control Register	0000 _H
PECC4		FEC8 _H		64 _H	PEC Channel 4 Control Register	0000 _H
PECC5		FECA _H		65 _H	PEC Channel 5 Control Register	0000 _H
PECC6		FECC _H		66 _H	PEC Channel 6 Control Register	0000 _H



Absolute Maximum Ratings

Table 8 Absolute Maximum Rating Parameters

Parameter	Symbol	Symbol Limit Values		Unit	Notes
		min.	max.		
Storage temperature	T_{ST}	-65	150	°C	_
Junction temperature	T_{J}	-40	150	°C	under bias
Voltage on $V_{\rm DD}$ pins with respect to ground ($V_{\rm SS}$)	V_{DD}	-0.5	6.5	V	-
Voltage on any pin with respect to ground (V_{SS})	V_{IN}	-0.5	V _{DD} + 0.5	V	-
Input current on any pin during overload condition	_	-10	10	mA	-
Absolute sum of all input currents during overload condition	_	-	100	mA	_
Power dissipation	P_{DISS}	_	1.5	W	_

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$) the voltage on V_{DD} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

Data Sheet 49 V3.0, 2001-01



Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C161CS/JC/JI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Table 9 Operating Condition Parameters

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Digital supply voltage	V_{DD}	4.5 5.5		V	Active mode, $f_{\text{CPUmax}} = 25 \text{ MHz}$
		2.5 ¹⁾	5.5	V	PowerDown mode
Digital ground voltage	V_{SS}	0		V	Reference voltage
Overload current	I_{OV}	_	±5	mA	Per pin ²⁾³⁾⁴⁾
Absolute sum of overload currents	$\Sigma I_{\text{OV}} $	_	50	mA	3)
External Load Capacitance	C_{L}	_	100	pF	Pin drivers in fast edge mode ⁵⁾
Ambient temperature	T_{A}	0	70	°C	SAB-C161CS/JC/JI
	-40 85		85	°C	SAF-C161CS/JC/JI
		-40	125	°C	SAK-C161CS/JC/JI

 $^{^{1)}}$ Output voltages and output currents will be reduced when $V_{
m DD}$ leaves the range defined for active mode.

Data Sheet 50 V3.0, 2001-01

Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. $V_{\text{OV}} > V_{\text{DD}} + 0.5 \text{ V}$ or $V_{\text{OV}} < V_{\text{SS}} - 0.5 \text{ V}$). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins line XTAL1, $\overline{\text{RD}}$, $\overline{\text{WR}}$, etc.

³⁾ Not 100% tested, guaranteed by design and characterization.

Due to the different port structure of Port 9 (required by the IIC bus specification) the pins of Port 9 can only tolerate positive overload current, i.e. $V_{OV} > V_{SS}$ - 0.5 V.

⁵⁾ The timing is valid for pin drivers in high current or dynamic current mode. The reduced static output current in dynamic current mode must be respected when designing the system.



DC Characteristics (cont'd) (Operating Conditions apply)¹⁾

Parameter	Symbol	Limit	Values	Unit	Test Condition
		min.	max.		
Output low voltage (all other outputs)	V _{OL1} CC	_	0.45	V	$I_{OL} = 1.6 \text{ mA}^{3)}$ $I_{OL} = 1.6 \text{ mA}^{4)}$
Output high voltage ⁵⁾ (PORT0, PORT1, Port 4, ALE,	V _{OH} CC	2.4	_	V	I_{OH} = -2.4 mA ³⁾ I_{OH} = -0.5 mA ⁴⁾
RD, WR, BHE, CLKOUT, RSTOUT)		0.9 V _{DD}	_	V	$I_{OH} = -0.5 \text{ mA}^{3)}$
Output high voltage ⁵⁾ (all other outputs)	V _{OH1} CC	2.4	_	V	I_{OH} = -1.6 mA ³⁾ I_{OH} = -0.5 mA ⁴⁾
		0.9 V _{DD}	_	V	$I_{OH} = -0.5 \text{ mA}^{3)}$
Input leakage current (Port 5)	$I_{\rm OZ1}$ CC	_	±200	nA	$0 \ V < V_{IN} < V_{DD}$
Input leakage current (all other)	I _{OZ2} CC	_	±500	nA	$0.45 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$
RSTIN inactive current ⁶⁾	I _{RSTH} ⁷⁾	_	-10	μΑ	$V_{IN} = V_{IH1}$
RSTIN active current ⁶⁾	$I_{\rm RSTL}^{8)}$	-100	_	μΑ	$V_{IN} = V_{IL}$
READY/RD/WR inact. current ⁹⁾	$I_{\text{RWH}}^{7)}$	_	-40	μΑ	V_{OUT} = 2.4 V
READY/RD/WR active current ⁹⁾	$I_{\text{RWL}}^{8)}$	-500	_	μΑ	$V_{OUT} = V_{OLmax}$
ALE inactive current ⁹⁾	$I_{ALEL}^{7)}$	_	40	μΑ	$V_{OUT} = V_{OLmax}$
ALE active current ⁹⁾	$I_{ALEH}^{(8)}$	500	_	μΑ	V_{OUT} = 2.4 V
Port 6 inactive current ⁹⁾	$I_{P6H}^{7)}$	_	-40	μΑ	V_{OUT} = 2.4 V
Port 6 active current ⁹⁾	I _{P6L} 8)	-500	_	μΑ	$V_{OUT} = V_{OL1max}$
PORT0 configuration current ¹⁰⁾	$I_{P0H}^{7)}$	_	-10	μΑ	$V_{IN} = V_{IHmin}$
	$I_{P0L}^{8)}$	-100	_	μΑ	$V_{IN} = V_{ILmax}$
XTAL1 input current	I_{IL} CC	_	±20	μΑ	$0 \ V < V_{IN} < V_{DD}$
Pin capacitance ¹¹⁾ (digital inputs/outputs)	C_{IO} CC	_	10	pF	f = 1 MHz T_{A} = 25 °C

Neeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current I_{OV} .

Data Sheet 52 V3.0, 2001-01

²⁾ Valid in bidirectional reset mode only.

³⁾ This output current may be drawn from (output) pins operating in High Current mode.

⁴⁾ This output current may be drawn from (output) pins operating in Low Current mode.

⁵⁾ This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.



The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and Figure 12).

For a period of $N \times TCL$ the minimum value is computed using the corresponding deviation D_N :

$$(N \times TCL)_{min} = N \times TCL_{NOM} - D_N$$
 [ns] = $\pm (13.3 + N \times 6.3) / f_{CPU}$ [MHz],

where N = number of consecutive TCLs and $1 \le N \le 40$.

So for a period of 3 TCLs @ 25 MHz (i.e. N = 3): D₃ = (13.3 + $3 \times$ 6.3) / 25 = 1.288 ns, and (3TCL)_{min} = 3TCL_{NOM} - 1.288 ns = 58.7 ns (@ f_{CPU} = 25 MHz).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.

Note: For all periods longer than 40 TCL the N = 40 value can be used (see Figure 12).




Figure 12 Approximated Maximum Accumulated PLL Jitter

Data Sheet 58 V3.0, 2001-01



Multiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (120 ns at 25 MHz CPU clock without waitstates)

Parameter	eter Symb		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
RD, WR low time (no RW-delay)	<i>t</i> ₁₃	CC	50 + t _C	_	3TCL - 10 + t _C	_	ns
RD to valid data in (with RW-delay)	t ₁₄	SR	_	20 + t _C	_	2TCL - 20 + t _C	ns
RD to valid data in (no RW-delay)	<i>t</i> ₁₅	SR	_	40 + t _C	_	3TCL - 20 + t _C	ns
ALE low to valid data in	<i>t</i> ₁₆	SR	_	40 + t _A + t _C	_	3TCL - 20 + t _A + t _C	ns
Address to valid data in	<i>t</i> ₁₇	SR	_	50 + 2 <i>t</i> _A + <i>t</i> _C	_	4TCL - 30 + 2t _A + t _C	ns
Data hold after RD rising edge	<i>t</i> ₁₈	SR	0	_	0	_	ns
Data float after RD	<i>t</i> ₁₉	SR	_	26 + t _F	_	2TCL - 14 + t _F	ns
Data valid to WR	t ₂₂	CC	20 + t _C	_	2TCL - 20 + t _C	_	ns
Data hold after WR	t ₂₃	CC	26 + t _F	_	2TCL - 14 + t _F	_	ns
ALE rising edge after $\overline{\text{RD}}$, $\overline{\text{WR}}$	t ₂₅	CC	26 + t _F	_	2TCL - 14 + t _F	_	ns
Address hold after RD,	t ₂₇	CC	26 + t _F	_	2TCL - 14 + t _F	_	ns
ALE falling edge to $\overline{\text{CS}}^{1)}$	t ₃₈	CC	-4 - t _A	10 - t _A	-4 - t _A	10 - t _A	ns
CS low to Valid Data In ¹⁾	t ₃₉	SR	_	40 + t _C + 2t _A	_	3TCL - 20 + t _C + 2t _A	ns
CS hold after RD, WR ¹⁾	t ₄₀	CC	46 + t _F	_	3TCL - 14 + t _F	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	<i>t</i> ₄₂	CC	16 + t _A	_	TCL - 4 + t _A	_	ns






Figure 26 **External Bus Arbitration, (Regaining the Bus)**

2) The next C161CS/JC/JI driven bus cycle may start here.

Notes

1) Thi This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the C161CS/JC/JI requesting the bus.