

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Discontinued at Digi-Key
Core Processor	C166
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	93
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	128-LQFP
Supplier Device Package	PG-TQFP-128-2
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sak-c161cs-lf-ca

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C161CS/JC/JI please refer to the "**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

## Introduction

The C161CS/JC/JI derivatives are high performance derivatives of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. They combine high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. They also provide clock generation via PLL and various on-chip memory modules such as program ROM, internal RAM, and extension RAM.



Figure 1 Logic Symbol



Table 2	Pin Definitions and Functions (	cont'd)
	FIII Deminions and Functions (	CONLU)

Symbol	Pin No.	Input Outp.	Function
P7		10	Port 7 is a 4-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 7 outputs can be configured as push/ pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or special). Port 7 pins provide inputs/ outputs for CAPCOM2 and serial interface lines <sup>1)</sup>
P7.4	13	I/O I I	CC28IOCAPCOM2: CC28 Capture Inp./Compare Outp.,CAN1_RxD CAN 1 Receive Data Input,(C161CS/JC)CAN2_RxD CAN 2 Receive Data Input,(C161CS)SDITxDSDI M Transmit Data Output(C161JC/JI)
P7.5	14	I/O O O I	CC29IOCAPCOM2: CC29 Capture Inp./Compare Outp.,CAN1_TxDCAN 1 Transmit Data Output,(C161CS/JC)CAN2_TxDCAN 2 Transmit Data Output,(C161CS)SDLRxDSDLM Receive Data Input(C161JC/JI)
P7.6	15	I/O I I O	CC30IOCAPCOM2: CC30 Capture Inp./Compare Outp.,CAN1_RxD CAN 1 Receive Data Input,(C161CS/JC)CAN2_RxD CAN 2 Receive Data Input,(C161CS)SDL TxDSDLM Transmit Data Output(C161JC/JI)
P7.7	16	I/O O O I	CC31IOCAPCOM2: CC31 Capture Inp./Compare Outp., CAN1_TxD CAN 1 Transmit Data Output, CAN2_TxD CAN 2 Transmit Data Output, SDL_RxD(C161CS/JC) (C161CS)SDL_RxDSDLM Receive Data Input(C161JC/JI)
P9.0 P9.1 P9.2 P9.3 P9.4 P9.5	19 20 21 22 23 24	IO I/O I/O I/O I/O I/O -	Port 9 is a 6-bit bidirectional open drain I/O port (provide external pullup resistors if required). It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. The following Port 9 pins also serve for alternate functions: SDA0 IIC Bus Data Line 0 SCL0 IIC Bus Clock Line 0 SDA1 IIC Bus Clock Line 1 SCL1 IIC Bus Clock Line 1 SDA2 IIC Bus Data Line 2 -
			Note: Port 9 pins can only tolerate positive overload currents (see <b>Table 9</b> ).



Table 2	FII	Dennit	ions and Fu	inctions (cont a)					
Symbol	Pin No.	Input Outp.	Function						
Ρ3		IO	Port 3 is a 15-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 3 outputs can be configured as push/ pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special).						
D3 0	52			The following Port 3 pins also serve for alternate functions: FOIN CAPCOM1 Timer T0 Count Input.					
F 3.0	55			ASC1 Clock/Data Output (Async /Sync)					
P3.1	54	õ	TEOUT	GPT2 Timer T6 Toggle Latch Output.					
	•	I/O	RxD1	ASC1 Data Input (Async.) or Inp./Output (Sync.)					
P3.2	55	1	CAPIN	GPT2 Register CAPREL Capture Input					
P3.3	56	0	T3OUT	GPT1 Timer T3 Toggle Latch Output					
P3.4	57	1	T3EUD	GPT1 Timer T3 External Up/Down Control Input					
P3.5	58	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Inp					
P3.6	59	1	T3IN	GPT1 Timer T3 Count/Gate Input					
P3.7	60	1	T2IN	GPT1 Timer T2 Count/Gate/Reload/Capture Inp					
P3.8	61	I/O	MRST	SSC Master-Receive/Slave-Transmit Inp./Outp.					
P3.9	62	I/O	MTSR	SSC Master-Transmit/Slave-Receive Outp./Inp.					
P3.10	63	0	TxD0	ASC0 Clock/Data Output (Async./Sync.)					
P3.11	64	I/O	RxD0	ASC0 Data Input (Async.) or Inp./Outp. (Sync.)					
P3.12	65	0	BHE	External Memory High Byte Enable Signal,					
		0	WRH	External Memory High Byte Write Strobe					
P3.13	66	I/O	SCLK	SSC Master Clock Output / Slave Clock Input.					
P3.15	67	0	CLKOUT	System Clock Output (= CPU Clock)					
		0	FOUT	Programmable Frequency Output					

### Table 2Pin Definitions and Functions (cont'd)



Table 2	2 Pin Definitions and Functions (cont d)							
Symbol	Pin No.	Input Outp.	Function					
P4		10	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise					
			programmable for input or output via direction bits. For a pin					
			configured as input, the output driver is put into high-					
			nuch/pull or open drain drivers. The input threshold of Port 4					
			is selectable (TTL or special).					
			Port 4 can be used to output the segment address lines and					
			for serial interface lines: <sup>1)</sup>					
P4.0	70	0	A16 Least Significant Segment Address Line					
P4.1	71	0	A17 Segment Address Line					
P4.2	72	0	A18 Segment Address Line					
P4.3	73	0	A19 Segment Address Line					
P4.4	74	0	A20 Segment Address Line,					
			CAN2_RxD CAN 2 Receive Data Input, (C161CS)					
			SDL_RxD SDLM Receive Data Input (C161JC/JI)					
P4.5	75	0	A21 Segment Address Line,					
	70		CAN1_RxD CAN 1 Receive Data Input, (C161CS/JC)					
P4.6	76	0	A22 Segment Address Line,					
		0	CAN2_TXD CAN 2 Transmit Data Output, (C161C5/JC)					
			SDI RyD SDI M Receive Data Input (C161 IC/ II)					
P4 7	77	$\mathbf{O}$	A23 Most Significant Segment Address Line					
		Ĩ	CAN1 RxD CAN 1 Receive Data Input. (C161CS/JC)					
		0	CAN2 TxD CAN 2 Transmit Data Output, (C161CS)					
		1	CAN2_RxD CAN 2 Receive Data Input, (C161CS)					
		0	SDL_TxD SDLM Transmit Data Output (C161JC/JI)					
RD	80	0	External Memory Read Strobe. RD is activated for every					
			external instruction or data read access.					
WR/	81	0	External Memory Write Strobe. In WR-mode this pin is					
WRL			activated for every external data write access. In WRL-mode					
			this pin is activated for low byte data write accesses on a					
			16-bit bus, and for every data write access on an 8-bit bus.					
			See WRCFG in register SYSCON for mode selection.					



When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.



Figure 5 CAPCOM Unit Block Diagram





# **Instruction Set Summary**

 Table 6 lists the instructions of the C161CS/JC/JI in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C166 Family Instruction Set Manual".

This document also provides a detailled description of each instruction.

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2

#### Table 6 Instruction Set Summary



Name	Physical	8-Bit	3-Bit Description	
	Address	Addr.		Value
C1PCIR	EF02 <sub>H</sub> <b>X</b>		CAN1 Port Control / Interrupt Register	XXXX <sub>H</sub>
C1LARn	EFn4 <sub>H</sub> X		CAN1 Lower Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C1LGML	EF0A <sub>H</sub> X		CAN1 Lower Global Mask Long	UUUU <sub>H</sub>
C1LMLM	EF0E <sub>H</sub> X		CAN1 Lower Mask of Last Message	UUUU <sub>H</sub>
C1MCFGn	EFn6 <sub>H</sub> X		CAN1 Message Config. Reg. (msg. n)	UU <sub>H</sub>
C1MCRn	EFn0 <sub>H</sub> X		CAN1 Message Control Reg. (msg. n)	UUUU <sub>H</sub>
C1UARn	EFn2 <sub>H</sub> X		CAN1 Upper Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C1UGML	EF08 <sub>H</sub> <b>X</b>		CAN1 Upper Global Mask Long	UUUU <sub>H</sub>
C1UMLM	EF0C <sub>H</sub> X		CAN1 Upper Mask of Last Message	UUUU <sub>H</sub>
C2BTR	EE04 <sub>H</sub> <b>X</b>		CAN2 Bit Timing Register	UUUU <sub>H</sub>
C2CSR	EE00 <sub>H</sub> <b>X</b>		CAN2 Control / Status Register	XX01 <sub>H</sub>
C2GMS	EE06 <sub>H</sub> <b>X</b>		CAN2 Global Mask Short	UFUU <sub>H</sub>
C2PCIR	EE02 <sub>H</sub> <b>X</b>		CAN2 Port Control / Interrupt Register	XXXX <sub>H</sub>
C2LARn	EEn4 <sub>H</sub> X		CAN2 Lower Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C2LGML	EE0A <sub>H</sub> X		CAN2 Lower Global Mask Long	UUUU <sub>H</sub>
C2LMLM	EE0E <sub>H</sub> X		CAN2 Lower Mask of Last Message	UUUU <sub>H</sub>
C2MCFGn	EEn6 <sub>H</sub> X		CAN2 Message Config. Reg. (msg. n)	UU <sub>H</sub>
C2MCRn	EEn0 <sub>H</sub> X		CAN2 Message Control Reg. (msg. n)	UUUU <sub>H</sub>
C2UARn	EEn2 <sub>H</sub> X		CAN2 Upper Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C2UGML	EE08 <sub>H</sub> <b>X</b>		CAN2 Upper Global Mask Long	UUUU <sub>H</sub>
C2UMLM	EE0C <sub>H</sub> X		CAN2 Upper Mask of Last Message	UUUU <sub>H</sub>
CAPREL	FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC0	FE80 <sub>H</sub>	40 <sub>H</sub>	CAPCOM Register 0	0000 <sub>H</sub>
CC0IC b	FF78 <sub>H</sub>	BC <sub>H</sub>	CAPCOM Register 0 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC1	FE82 <sub>H</sub>	41 <sub>H</sub>	CAPCOM Register 1	0000 <sub>H</sub>
CC10	FE94 <sub>H</sub>	4A <sub>H</sub>	CAPCOM Register 10	0000 <sub>H</sub>
CC10IC b	FF8C <sub>H</sub>	C6 <sub>H</sub>	CAPCOM Reg. 10 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC11	FE96 <sub>H</sub>	4B <sub>H</sub>	CAPCOM Register 11	0000 <sub>H</sub>
CC11IC b	FF8E <sub>H</sub>	C7 <sub>H</sub>	CAPCOM Reg. 11 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC12	FE98 <sub>H</sub>	4C <sub>H</sub>	CAPCOM Register 12	0000 <sub>H</sub>
CC12IC b	FF90 <sub>H</sub>	C8 <sub>H</sub>	CAPCOM Reg. 12 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC13	FE9A <sub>H</sub>	4D <sub>H</sub>	CAPCOM Register 13	0000 <sub>H</sub>



Name		Physical		8-Bit	Description	Reset
		Address	5	Addr.		Value
CRIC	b	FF6A <sub>H</sub>		B5 <sub>H</sub>	GPT2 CAPREL Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>		04 <sub>H</sub>	CPU Code Segment Pointer Register	0000 <sub>H</sub>
					(8 bits, not directly writeable)	
DP0H	b	F102 <sub>H</sub>	Ε	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP0L	b	F100 <sub>H</sub> E		80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub> E		83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub> E		82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>		E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>		E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>		E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>		E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DP7	b	FFD2 <sub>H</sub>		E9 <sub>H</sub>	Port 7 Direction Control Register	00 <sub>H</sub>
DP9	b	FFDA <sub>H</sub>		ED <sub>H</sub>	Port 9 Direction Control Register	00 <sub>H</sub>
DPP0	FE00 <sub>H</sub>			00 <sub>H</sub>	CPU Data Page Pointer 0 Reg. (10 bits)	0000 <sub>H</sub>
DPP1	PP1 FE02 <sub>H</sub>			01 <sub>H</sub>	CPU Data Page Pointer 1 Reg. (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>		02 <sub>H</sub>	CPU Data Page Pointer 2 Reg. (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>		03 <sub>H</sub>	CPU Data Page Pointer 3 Reg. (10 bits)	0003 <sub>H</sub>
ERRSTAT		EB22 <sub>H</sub>	Χ		SDLM Error Status Register	0000 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub>	Ε	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
EXISEL	XISEL b F1DA <sub>H</sub> E		Ε	ED <sub>H</sub>	External Interrupt Source Select Register	0000 <sub>H</sub>
FLAGRST		EB28 <sub>H</sub>	Χ		SDLM Flag Reset Register	0000 <sub>H</sub>
FOCON	b	FFAA <sub>H</sub>		D5 <sub>H</sub>	Frequency Output Control Register	0000 <sub>H</sub>
GLOBCON		EB10 <sub>H</sub>	Χ		SDLM Global Control Register	0000 <sub>H</sub>
ICADR		ED06 <sub>H</sub>	Χ		IIC Address Register	0XXX <sub>H</sub>
ICCFG		ED00 <sub>H</sub>	Χ		IIC Configuration Register	XX00 <sub>H</sub>
ICCON		ED02 <sub>H</sub>	Χ		IIC Control Register	0000 <sub>H</sub>
ICRTB		ED08 <sub>H</sub>	Χ		IIC Receive/Transmit Buffer	ХХ <sub>Н</sub>
ICST		ED04 <sub>H</sub>	Χ		IIC Status Register	0000 <sub>H</sub>
IDCHIP		F07C <sub>H</sub>	Ε	3E <sub>H</sub>	Identifier	1XXX <sub>H</sub>
IDMANUF		F07E <sub>H</sub>	Ε	3F <sub>H</sub>	Identifier	1820 <sub>H</sub>
IDMEM		F07A <sub>H</sub>	Ε	3D <sub>H</sub>	Identifier	X040 <sub>H</sub>





Name		Physical Address		8-Bit Addr.	Description	Reset Value
RXD18		EB58 <sub>H</sub>	Χ		SDLM Receive Data Register 18 (bus)	0000 <sub>H</sub>
SOBG FEB4 <sub>H</sub>			5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>	
S0CON	b	FFB0 <sub>H</sub>		D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
SOEIC	b	FF70 <sub>H</sub>		B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Ctrl. Reg.	0000 <sub>H</sub>
SORBUF		FEB2 <sub>H</sub>		59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)	XXXX <sub>H</sub>
SORIC	b	FF6E <sub>H</sub>		B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
SOTBIC	b	F19C <sub>H</sub>	Ε	CEH	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
SOTBUF		FEB0 <sub>H</sub>		58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register	0000 <sub>H</sub>
SOTIC	b	FF6C <sub>H</sub>		B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
S1BG		EDA4 <sub>H</sub> X -			Serial Channel 1 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S1CON		EDA6 <sub>H</sub>	Χ		Serial Channel 1 Control Register	0000 <sub>H</sub>
S1RBUF		EDA2 <sub>H</sub>	Χ		Serial Channel 1 Receive Buffer Register (read only)	XXXX <sub>H</sub>
S1TBUF		EDA0 <sub>H</sub>	Χ		Serial Channel 1 Transmit Buffer Register	0000 <sub>H</sub>
SOFPTR		EB60 <sub>H</sub>	Χ		SDLM Start-of-Frame Pointer Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>		09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub>	Ε	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>		D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>		BB <sub>H</sub>	SSC Error Interrupt Control Register	0000 <sub>H</sub>
SSCRB		F0B2 <sub>H</sub>	Ε	59 <sub>H</sub>	SSC Receive Buffer (read only)	XXXX <sub>H</sub>
SSCRIC	b	FF74 <sub>H</sub>		ΒΑ <sub>Η</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
SSCTB		F0B0 <sub>H</sub>	Ε	58 <sub>H</sub>	SSC Transmit Buffer (write only)	0000 <sub>H</sub>
SSCTIC	b	FF72 <sub>H</sub>		B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000 <sub>H</sub>
STKOV		FE14 <sub>H</sub>		0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN		FE16 <sub>H</sub>		0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>



Name		Physical		8-Bit	Description	Reset
		Address	S	Addr.		Value
SYSCON	b	FF12 <sub>H</sub>		89 <sub>H</sub>	CPU System Configuration Register	<sup>1)</sup> 0XX0 <sub>H</sub>
SYSCON1	b	F1DC <sub>H</sub>	Ε	EEH	CPU System Configuration Register 1	0000 <sub>H</sub>
SYSCON2	b	F1D0 <sub>H</sub>	Ε	E8 <sub>H</sub>	CPU System Configuration Register 2	0000 <sub>H</sub>
SYSCON3	b	F1D4 <sub>H</sub>	Ε	EA <sub>H</sub>	CPU System Configuration Register 3	0X00 <sub>H</sub>
Т0		FE50 <sub>H</sub>		28 <sub>H</sub>	CAPCOM Timer 0 Register	0000 <sub>H</sub>
T01CON	b	FF50 <sub>H</sub>		A8 <sub>H</sub>	CAPCOM Timer 0 and Timer 1 Ctrl. Reg.	0000 <sub>H</sub>
TOIC	b	FF9C <sub>H</sub>		CEH	CAPCOM Timer 0 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
TOREL		FE54 <sub>H</sub>		2A <sub>H</sub>	CAPCOM Timer 0 Reload Register	0000 <sub>H</sub>
T1		FE52 <sub>H</sub>		29 <sub>H</sub>	CAPCOM Timer 1 Register	0000 <sub>H</sub>
T14		F0D2 <sub>H</sub>	Ε	69 <sub>H</sub>	RTC Timer 14 Register	no
T14REL		F0D0 <sub>H</sub>	Ε	68 <sub>H</sub>	RTC Timer 14 Reload Register	no
T1IC	b	FF9E <sub>H</sub>		CF <sub>H</sub>	CAPCOM Timer 1 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T1REL		FE56 <sub>H</sub>		2B <sub>H</sub>	CAPCOM Timer 1 Reload Register	0000 <sub>H</sub>
T2		FE40 <sub>H</sub>		20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>		A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>		B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
Т3		FE42 <sub>H</sub>		21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>		A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>		B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>		22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>		A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>		B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
Т5		FE46 <sub>H</sub>		23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>		A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>		B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
Т6		FE48 <sub>H</sub>		24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>		A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>		B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
T7		F050 <sub>H</sub>	Ε	28 <sub>H</sub>	CAPCOM Timer 7 Register	0000 <sub>H</sub>
T78CON	b	FF20 <sub>H</sub>		90 <sub>H</sub>	CAPCOM Timer 7 and 8 Ctrl. Reg.	0000 <sub>H</sub>
T7IC	b	F17A <sub>H</sub>	Ε	BD <sub>H</sub>	CAPCOM Timer 7 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T7REL		F054 <sub>H</sub>	Ε	2A <sub>H</sub>	CAPCOM Timer 7 Reload Register	0000 <sub>H</sub>





Figure 10 Supply/Idle Current as a Function of Operating Frequency



The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and Figure 12).

For a period of  $N \times \text{TCL}$  the minimum value is computed using the corresponding deviation  $D_N$ :

$$(N \times \text{TCL})_{\text{min}} = N \times \text{TCL}_{\text{NOM}} - D_N \quad D_N \text{ [ns]} = \pm (13.3 + N \times 6.3) / f_{\text{CPU}} \text{ [MHz]},$$

where N = number of consecutive TCLs and  $1 \le N \le 40$ .

So for a period of 3 TCLs @ 25 MHz (i.e. N = 3): D<sub>3</sub> = (13.3 + 3 × 6.3) / 25 = 1.288 ns, and (3TCL)<sub>min</sub> = 3TCL<sub>NOM</sub> - 1.288 ns = 58.7 ns (@  $f_{CPU}$  = 25 MHz).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.

Note: For all periods longer than 40 TCL the N = 40 value can be used (see Figure 12).



Figure 12 Approximated Maximum Accumulated PLL Jitter



# Multiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CP = 25	PU Clock MHz	Variable ( 1 / 2TCL = 1	Unit	
			min.	max.	min.	max.	
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	$50 + t_{\rm C}$	_	3TCL - 10 + <i>t</i> <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	<i>t</i> <sub>14</sub>	SR	_	20 + <i>t</i> <sub>C</sub>	-	2TCL - 20 + <i>t</i> <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	$40 + t_{\rm C}$	_	3TCL - 20 + <i>t</i> <sub>C</sub>	ns
ALE low to valid data in	<sup>t</sup> 16	SR	_	$40 + t_{A} + t_{C}$	-	3TCL - 20 + <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	$50 + 2t_A + t_C$	-	$4TCL - 30 + 2t_A + t_C$	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	-	ns
Data float after RD	t <sub>19</sub>	SR	_	26 + t <sub>F</sub>	-	2TCL - 14 + <i>t</i> <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	CC	$20 + t_{\rm C}$	_	2TCL - 20 + <i>t</i> <sub>C</sub>	-	ns
Data hold after $\overline{WR}$	<i>t</i> <sub>23</sub>	CC	26 + <i>t</i> <sub>F</sub>	_	2TCL - 14 + <i>t</i> <sub>F</sub>	_	ns
$\frac{\text{ALE rising edge after } \overline{\text{RD}},}{\text{WR}}$	t <sub>25</sub>	CC	26 + <i>t</i> <sub>F</sub>	_	2TCL - 14 + <i>t</i> <sub>F</sub>	_	ns
Address hold after RD, WR	t <sub>27</sub>	CC	26 + $t_{\rm F}$	_	2TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
ALE falling edge to $\overline{CS}^{1)}$	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	ns
$\overline{\text{CS}}$ low to Valid Data In <sup>1)</sup>	t <sub>39</sub>	SR	_	40 + <i>t</i> <sub>C</sub> + 2 <i>t</i> <sub>A</sub>	-	$3TCL - 20 + t_{C} + 2t_{A}$	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{1)}$	<i>t</i> <sub>40</sub>	CC	$46 + t_{\rm F}$	_	3TCL - 14 + <i>t</i> <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	<i>t</i> <sub>42</sub>	CC	16 + <i>t</i> <sub>A</sub>	_	TCL - 4 + <i>t</i> <sub>A</sub>	-	ns





# Multiplexed Bus, With Read/Write Delay, Normal ALE



# **AC Characteristics**

# **Demultiplexed Bus**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	$10 + t_{A}$	-	TCL - 10	-	ns
					+ $t_A$		
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_{A}$	-	TCL - 16	-	ns
					$+ t_A$		
ALE falling edge to $\overline{RD}$ ,	t <sub>8</sub>	CC	$10 + t_{A}$	-	TCL - 10	-	ns
WR (with RW-delay)					$+ t_A$		
ALE falling edge to $\overline{RD}$ ,	t <sub>9</sub>	CC	$-10 + t_{A}$	-	-10	-	ns
WR (no RW-delay)					$+ t_A$		
RD, WR low time	<i>t</i> <sub>12</sub>	CC	$30 + t_{\rm C}$	-	2TCL - 10	-	ns
(with RW-delay)					+ <i>t</i> <sub>C</sub>		
RD, WR low time	<i>t</i> <sub>13</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10	-	ns
(no RW-delay)					+ <i>t</i> <sub>C</sub>		
RD to valid data in	<i>t</i> <sub>14</sub>	SR	-	$20 + t_{\rm C}$	_	2TCL - 20	ns
(with RW-delay)						+ <i>t</i> <sub>C</sub>	
RD to valid data in	t <sub>15</sub>	SR	-	$40 + t_{\rm C}$	-	3TCL - 20	ns
(no RW-delay)						+ <i>t</i> <sub>C</sub>	
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	-	40 +	_	3TCL - 20	ns
				$t_{A} + t_{C}$		$+ t_{A} + t_{C}$	
Address to valid data in	t <sub>17</sub>	SR	-	50 +	_	4TCL - 30	ns
				$2t_A + t_C$		$+ 2t_{A} + t_{C}$	
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	-	ns
Data float after RD rising	t <sub>20</sub>	SR	—	26 +	_	2TCL - 14	ns
edge (with RW-delay <sup>1)</sup> )	20			$2t_{A} + t_{F}^{(1)}$		$+ 22t_{A}$	
						$+ t_{\rm F}^{(1)}$	
Data float after RD rising	t <sub>21</sub>	SR	_	10 +	_	TCL - 10	ns
edge (no RW-delay <sup>1)</sup> )				$2t_{A} + t_{F}^{1}$		$+ 22t_{A}$	
						$+ t_{\rm F}''$	



# Demultiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
Data valid to $\overline{WR}$	t <sub>22</sub>	CC	$20 + t_{\rm C}$	-	2TCL - 20 + <i>t</i> <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub>	CC	10 + <i>t</i> <sub>F</sub>	-	TCL - 10 + <i>t</i> <sub>F</sub>	-	ns
ALE rising edge after $\overline{RD}$ , $\overline{WR}$	t <sub>26</sub>	CC	-10 + <i>t</i> <sub>F</sub>	-	-10 + <i>t</i> <sub>F</sub>	_	ns
Address hold after $\overline{WR}^{2)}$	t <sub>28</sub>	CC	$0 + t_{F}$	-	$0 + t_{F}$	-	ns
ALE falling edge to $\overline{CS}^{3)}$	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	-4 - <i>t</i> <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	ns
CS low to Valid Data In <sup>3)</sup>	t <sub>39</sub>	SR	_	$40 + t_{\rm C} + 2t_{\rm A}$	-	3TCL - 20 + <i>t</i> <sub>C</sub> + 2 <i>t</i> <sub>A</sub>	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{3)}$	t <sub>41</sub>	CC	6 + <i>t</i> <sub>F</sub>	_	TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	16 + <i>t</i> <sub>A</sub>	-	TCL - 4 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	$-4 + t_{A}$	_	-4 + t <sub>A</sub>	-	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	16 + <i>t</i> <sub>C</sub>	_	2TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	$36 + t_{\rm C}$	-	3TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	$30 + t_{\rm C}$	-	2TCL - 10 + <i>t</i> <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	50 + $t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	_	ns
Data valid to $\overline{WrCS}$	<i>t</i> <sub>50</sub>	CC	26 + $t_{\rm C}$	_	2TCL - 14 + <i>t</i> <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	-	0	-	ns
Data float after RdCS (with RW-delay) <sup>1)</sup>	t <sub>53</sub>	SR	_	20 + <i>t</i> <sub>F</sub>	_	$2\text{TCL} - 20 + 2t_A + t_F^{(1)}$	ns





## Figure 20 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE





# Figure 21 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE





## Figure 22 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE





Figure 25 External Bus Arbitration, Releasing the Bus

- **Notes**<sup>1)</sup> The C161CS/JC/JI will complete the currently running bus cycle before granting bus access.
- <sup>2)</sup> This is the first possibility for BREQ to get active.
- <sup>3)</sup> The  $\overline{CS}$  outputs will be resistive high (pullup) after  $t_{64}$ .