

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc506at-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/ X10A family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJXXXMCX06A/X08A/X10A family of 16-bit Digital Signal Controllers (DSC) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	and AVss		mu	st be
	conn	connected		endent	of	the	ADC
	volta	ge refe	rence	source.			

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, upward of tens of MHz, add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
YMODSRT	004C		YS<15:1>										0	xxxx				
YMODEND	004E		YE<15:1>										1	xxxx				
XBREV	0050	BREN								XB<14:0>								xxxx
DISICNT	0052	_	_						Disab	e Interrupts	s Counter F	Register						xxxx
BSRAM	0750	_	— — — — — — — — — — — — — — — IW_BSR IR_BSR F										RL_BSR	0000				
SSRAM	0752	-	_	_	_	_	_	_	_	_	_	_	_	_	IW_SSR	IR_SSR	RL_SSR	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

8: C	DUTPU	г сом	PARE R	EGIST	ER MA	P											
SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0180							Out	put Compar	e 1 Second	ary Register	r						xxxx
0182								Output Co	ompare 1 Re	egister							xxxx
0184	—		OCSIDL	—	_	—	—	—	—	_	—	OCFLT	OCTSEL		OCM<2:0>		0000
0186							Out	put Compar	e 2 Second	ary Register	r						xxxx
0188								Output Co	ompare 2 Re	egister							xxxx
018A	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
018C							Out	put Compar	e 3 Second	ary Register	r						xxxx
018E								Output Co	ompare 3 Re	egister							xxxx
0190	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
0192		Output Compare 4 Secondary Register												xxxx			
0194								Output Co	ompare 4 Re	egister							xxxx
0196	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
0198							Out	put Compar	e 5 Second	ary Register	r						xxxx
019A		-	_	-		_	-	Output Co	ompare 5 Re	egister	-						xxxx
019C	—	_	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
019E							Out	put Compar	e 6 Second	ary Register	r						xxxx
01A0		-	_	-		_	-	Output Co	ompare 6 Re	egister	-						xxxx
01A2	—	_	OCSIDL	—	—	—	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
01A4							Out	put Compar	e 7 Second	ary Register	r						xxxx
01A6								Output Co	ompare 7 Re	egister							xxxx
01A8	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
01AA							Out	put Compar	e 8 Second	ary Register	r						xxxx
01AC								Output Co	ompare 8 Re	egister							xxxx
01AE	—	_	OCSIDL	—	—	—	—	—	_	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
	SFR Addr 0180 0182 0184 0186 0188 018A 018C 018C 0190 0192 0194 0196 0194 0196 0198 0194 0196 0198 0194 0196 0194 0196 0194 0196 0194 0196 0140 0142 01A4 01A6 01A8 01AA	SFR Addr Bit 15 0180	SFR Addr Bit 15 Bit 14 0180	SFR Addr Bit 15 Bit 14 Bit 13 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0180 $$	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0180 Output Compare 1 Second Output Compare 1 Second Output Compare 1 R Output Compare 2 R Output Compare 2 Second Output Compare 2 Second Output Compare 2 R Output Compare 3 R Output Compare 3 Second Output Compare 3 Second Output Compare 3 R Output Compare 3 R Output Compare 4 R Output Compare 4 R Output Compare 4 R Output Compare 5 Second Output Compare 5 Second Output Compare 5 R Output Compare 5 R Output Compare 5 R Output Compare 5 R Output Compare 6 R Output Compare 6 R Output Compare 7 R Output Compare 8 R Output Compare 7 R Output Compare 8 R Output Comp	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0180 Output Compare 1 Secondary Register Output Compare 1 Register Output Compare 1 Register 0184 — — OCSIDL — …	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0180 Output Compare 1 Secondary Register Output Compare 1 Register Output Compare 1 Register 0184 — — OCSIDL — …	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0180 Output Compare 1 Secondary Register Output Compare 1 Register Output Compare 1 Register 0182 Output Compare 1 Register Output Compare 2 Register OCSIDL — — — — — OCFLT 0184 — — OCSIDL — — — — — OCFLT 0184 — — OCSIDL — — — — — OCFLT 0184 — — OCSIDL — — — — — OCFLT 0184 — — OCSIDL — — — OUtput Compare 3 Register OCFLT 0182 — — — — — — — OCFLT 0192 — — OCSIDL — — — — O	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0180 Output Compare 1 Secondary Register 0180 Output Compare 1 Secondary Register 0184 — — OCSIDL — — — — OCFLT OCFLT	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0180 Output Compare 1 Secondary Register 0180 Output Compare 1 Secondary Register 0184 — — OCSIDL — — — — OCFLT OCTEL OCTEL 0186 — — — — — — OUtput Compare 2 Register 0187 Dital — — — — — OCFLT OCTEL OCTEL 0186 — — OUTput Compare 2 Register OUtput Compare 3 Register OCFLT OCTEL OTTEL 0186 — — OCSIDL — — — — OCFLT OCTEL OTTEL 0192 0190 — — OCSIDL — — — — OUtput Compare 4 Register 0191 — <	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0180

_ . _ . E 4 0 AUTOUT AANDA DE DEALATED MAD

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. dsPIC33FJXXXMCX06A/X08A/X10A

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXMCX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- 1. In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXMCX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and

three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data by blocks (or 'rows') of 64 instructions (192 bytes) at a time or by single program memory word; the user can erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



NOTES:

SR: CPU STATUS REGISTER⁽¹⁾ **REGISTER 7-1:**

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:			
C = Clearable bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Settable bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU interrupt priority level is 7 (15), user interrupts disabled 110 = CPU interrupt priority level is 6 (14)

101 = CPU interrupt priority level is 5 (13)

100 = CPU interrupt priority level is 4 (12)

- 011 = CPU interrupt priority level is 3 (11)
- 010 = CPU interrupt priority level is 2 (10)
- 001 = CPU interrupt priority level is 1 (9)
- 000 = CPU interrupt priority level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> status bits are read-only when NSTDIS (INTCON1<15>) = 1.

CORCON: CORE CONTROL REGISTER⁽¹⁾ **REGISTER 7-2:**

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0		
—	—	—	US	EDT		DL<2:0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0		
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF		
bit 7							bit 0		
Legend:		C = Clearable	e bit						
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set			
0' = Bit is clear	ed	'x = Bit is unk	nown	U = Unimplemented bit, read as '0'					
-									

bit 3


IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.



14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
—	_	ICSIDL	—	_	—	_	—				
bit 15							bit				
R/W-0	R/W-0	R/W-0			R/W-0	R/W-0	R/W-0				
ICTMR ⁽¹⁾	-	-	R-0, HC	R-0, HC	R/W-U	-	R/W-U				
	ICI	<1:0>	ICOV	ICBNE		ICM<2:0>	L.14				
bit 7							bit				
Legend:				HC = H	Hardware Clea	rable bit					
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-14	Unimplemer	nted: Read as	0'								
bit 13	ICSIDL: Inpu	it Capture Mod	ule Stop in Idle	e Control bit							
		oture module w									
		oture module w		operate in CPU	Idle mode						
bit 12-8	•	nted: Read as									
bit 7	•	t Capture Time									
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event 										
bit 6-5		ICI<1:0>: Select Number of Captures per Interrupt bits									
		t on every four		-							
		t on every third									
		t on every seco t on every capt		ent							
bit 4	=	Capture Overflo		bit (read-only)							
		oture overflow c		Sit (read only)							
		capture overflo									
bit 3	ICBNE: Inpu	t Capture Buffe	er Empty Status	s bit (read-only)						
		oture buffer is n		ast one more c	apture value c	an be read					
		oture buffer is e									
bit 2-0		nput Capture M									
	(eep or Idle mode	9				
	•	ng edge detect ed (module disa	•)					
	101 = Captu	re mode, every	16th rising ed								
		re mode, every		e							
		re mode, every re mode, every									
		re mode, every		nd falling)							
	(ICI<	1:0> bits do no	ot control interr		for this mode.)					
	000 = Input o	capture module	turned off								

REGISTER 16-12: PxDC1: PWMx DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			PDC	1<15:8>						
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			PDC	1<7:0>						
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable I	bit	U = Unimplem	nented bit, rea	d as '0'	R/W-0 R/W-0 bit			
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown			

bit 15-0 **PDC1<15:0>:** PWM Duty Cycle #1 Value bits

REGISTER 16-13: PxDC2: PWMx DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<7:0>			
bit 7							bit 0
Logondy							
Legend:							
R = Readable	R = Readable bit W = Writable bit				nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PDC2<15:0>: PWM Duty Cycle #2 Value bits

REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0)
F7MS	SK<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSh	<<1:0>	
bit 15							k	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0)
	SK<1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	FOMSH	-	
bit 7							k	bit 0
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15-14		: Mask Source	e for Filter 7 bi	t				
		ed; do not use	riotoro contain	maak				
	•	ince Mask 2 reg ince Mask 1 reg	•					
		ince Mask 0 reg						
bit 13-12	•	·: Mask Source						
		ed; do not use						
		nce Mask 2 reg						
		ince Mask 1 reg ince Mask 0 reg						
bit 11-10	-	: Mask Source	-					
		ed; do not use						
		nce Mask 2 reg						
		ince Mask 1 reg						
bit 9-8	-	ince Mask 0 reg	-					
DIL 9-0		ed; do not use		L				
		ince Mask 2 reg	gisters contain	mask				
	•	ince Mask 1 reg	•					
	-	ince Mask 0 reg	-					
bit 7-6		 Mask Source do not use 	e for Filter 3 bi	t				
		ince Mask 2 reg	pisters contain	mask				
		ince Mask 1 reg						
	00 = Accepta	ince Mask 0 reg	gisters contain	mask				
bit 5-4		: Mask Source	e for Filter 2 bi	t				
		ed; do not use ince Mask 2 reg	nistore contain	mask				
		ince Mask 2 reg						
		nce Mask 0 reg						
bit 3-2	F1MSK<1:0>	: Mask Source	e for Filter 1 bi	t				
		ed; do not use						
		ince Mask 2 reg ince Mask 1 reg	-					
		ince Mask 0 reg						
bit 1-0	-	: Mask Source	-					
	11 = Reserve	ed; do not use	-					
	10 = Accepta	nce Mask 2 reg						
		ince Mask 1 reg						
	00 = Accepta	nce Mask 0 reg	gisters contain	mask				

REGISTER 21-22: CiRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | • | | | • | | | bit 0 |

Legend:	C= Clearable bit				
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

RXFUL15:RXFUL0: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:		C= Clearable bit			
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL31:RXFUL16:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 22-9: ADxF	CFGH: ADCx PORT CONFIGURATION REGISTER HIGH ^(1,2,3,4)
---------------------	--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24
bit 15		•				- -	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
bit 7	·	•	•				bit 0
I a manual.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode; port read input enabled; ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode; port read input disabled; ADC samples pin voltage

- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on the device.
 - 2: ADC2 only supports analog inputs, AN0-AN15; therefore, no ADC2 port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - **4:** The PCFGx bits have no effect if the ADC module is disabled by setting the ADxMD bit in the PMDx register. In this case, all port pins multiplexed with ANx will be in Digital mode.

REGISTER 22-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3,4)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7			•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode; port read input enabled; ADC input multiplexer connected to AVss

0 = Port pin in Analog mode; port read input disabled; ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on the device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.
 - 4: The PCFGx bits have no effect if the ADC module is disabled by setting the ADxMD bit in the PMDx register. In this case, all port pins multiplexed with ANx will be in Digital mode.

Bit Field	Register	RTSP Effect	Description
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	 Two-Speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register.)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	FWDT	Immediate	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid 0 = Clock switch will not wait for the PLL lock signal
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDT- POST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •

TABLE 23-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

DC CHARACI	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units	Conditions				
Power-Down Current (IPD) ⁽¹⁾								
DC60d	50	200	μA	-40°C		Base Power-Down Current ⁽³⁾		
DC60a	50	200	μA	+25°C	3.3V			
DC60b	200	500	μA	+85°C	3.3V			
DC60c	600	1000	μA	+125°C				
DC61d	8	13	μΑ	-40°C		Watchdog Timer Current: ∆IwD⊤ ⁽³⁾		
DC61a	10	15	μA	+25°C	2 2)/			
DC61b	12	20	μA	+85°C	3.3V			
DC61c	13	25	μA	+125°C				

TABLE 26-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: IPD (Sleep) current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

· CLKO is configured as an I/O input pin in the Configuration word

• All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules except the ADC are disabled (PMDx bits are all '1's). The following ADC settings are enabled for each ADC module (ADCx) prior to executing the PWRSAV instruction: ADON = 1, VCFG = 1, AD12B = 1 and ADxMD = 0.

• VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)

- RTCC is disabled.
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.





FIGURE 26-20: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

DC CHARACTERISTICS			UTPUT SPECIFICATIONSStandard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for High Temperature				
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
HDO10 V	Vol	Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins		_	0.4	V	Io∟ ≤ 1.8 mA, VDD = 3.3V See Note 1
		Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	Io∟ ≤ 3.6 mA, Vod = 3.3V See Note 1
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Io∟ ≤ 6 mA, VDD = 3.3V See Note 1
HDO20 Voн		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	Io∟ ≥ -1.8 mA, Voo = 3.3V See Note 1
	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1
HDO20A Vor		Output High Voltage I/O Pins:	1.5	_	_	V	IOH ≥ -1.9 mA, VDD = 3.3V See Note 1
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_		IOH ≥ -1.85 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -1.4 mA, VDD = 3.3V See Note 1
		Output High Voltage 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	1.5	_	_	V	IOH ≥ -3.9 mA, VDD = 3.3V See Note 1
	Voh1		2.0	_	_		IOH ≥ -3.7 mA, VDD = 3.3V See Note 1
			3.0				IOH ≥ -2 mA, VDD = 3.3V See Note 1
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO, RC15	1.5			V	IOH ≥ -7.5 mA, VDD = 3.3V See Note 1
			2.0				IOH ≥ -6.8 mA, VDD = 3.3V See Note 1
Note 1: Parame		ters are characterized, but not tested.	3.0	_	—		IOH ≥ -3 mA, VDD = 3.3V See Note 1

TABLE 27-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

Section Name	Update Description
Section 26.0 "Electrical Characteristics"	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 26-4).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 26-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 26-18).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 26-20).
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 26-43).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 26-44).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 26-45).
	Added DMA Read/Write Timing Requirements (see Table 26-48).
Section 27.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 27-2).
	Updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 27-14).
	Updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 27-16).

TABLE B-2: MAJOR SECTION UPDATES (CONTINUED)

NOTES: