

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9×9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc706a-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PINOUT I/O DESCRIPTIONS					
Pin Name	n Name Pin Buffer Description				
AN0-AN31	I	Analog	Analog input channels.		
AVdd	Р	Р	Positive supply for analog modules. This pin must be connected at all times.		
AVss	Р	Р	Ground reference for analog modules.		
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.		
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.		
C1RX C1TX	I O	ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin.		
C2RX	I	ST	ECAN2 bus receive pin.		
C2TX	0	—	ECAN2 bus transmit pin.		
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I I/O I	ST ST ST ST ST ST	Data I/O pin for Programming/Debugging Communication Channel 1. Clock input pin for Programming/Debugging Communication Channel 1. Data I/O pin for Programming/Debugging Communication Channel 2. Clock input pin for Programming/Debugging Communication Channel 2. Data I/O pin for Programming/Debugging Communication Channel 3. Clock input pin for Programming/Debugging Communication Channel 3.		
IC1-IC8	1	ST	Capture Inputs 1 through 8.		
	-				
INDX QEA		ST ST	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary timer external clock gate input in Timer mode.		
QEB	I	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary timer external clock gate input in Timer mode.		
UPDN	0	CMOS	Position up/down counter direction state.		
INT0	I	ST	External Interrupt 0.		
INT1		ST	External Interrupt 1.		
INT2		ST	External Interrupt 2.		
INT3 INT4		ST ST	External Interrupt 3. External Interrupt 4.		
FLTA		ST	PWM Fault A input.		
FLTB		ST	PWM Fault B input.		
PWM1L	Ö	_	PWM1 low output.		
PWM1H	Ō	_	PWM1 high output.		
PWM2L	0		PWM2 low output.		
PWM2H	0		PWM2 high output.		
PWM3L	0	_	PWM3 low output.		
PWM3H	0	_	PWM3 high output.		
PWM4L	0	_	PWM4 low output.		
PWM4H	0	—	PWM4 high output.		
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.		
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).		
OCFB	I	ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).		
OC1-OC8	0	_	Compare outputs 1 through 8.		
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.		
OSC2	I/O	-	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.		
Legend: CMC	OS = CMO	S compatible	e input or output Analog = Analog input P = Power		

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output Ana ST = Schmitt Trigger input with CMOS levels O =

Analog = Analog input ls O = Output

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow, and thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB), and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic, which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

- 2. Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- 3. Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- 1. W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC) or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.2.4 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

TABLE 4-5:	INTERRUPT CONTROLLER REGISTER MAP
------------	-----------------------------------

IADLL	т Ј.				NOLLEN				-									
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS2	0088	T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	FLTAIF	_	DMA5IF	_	_	QEIIF	PWMIF	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	008C	_	_	_	_	_	_	_	_	C2TXIF	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	FLTBIF	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC2	0098	T6IE	DMA4IE	_	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	FLTAIE	_	DMA5IE	_	_	QEIIE	PWMIE	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C	_			—	_		_		C2TXIE	C1TXIE	DMA7IE	DMA6IE	_	U2EIE	U1EIE	FLTBIE	0000
IPC0	00A4	_		T1IP<2:0>	>		(OC1IP<2:()>			IC1IP<2:0>		_	11	NT0IP<2:0>	•	4444
IPC1	00A6	_		T2IP<2:0>	>	_	(OC2IP<2:()>			IC2IP<2:0>		_	D	MA0IP<2:0	>	4444
IPC2	00A8	_	ι	J1RXIP<2:(0>	_	\$	SPI1IP<2:0)>		:	SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3	00AA	_			—		D	MA1IP<2:	0>			AD1IP<2:0>	•	_	U	1TXIP<2:0	>	0444
IPC4	00AC	_		CNIP<2:0>	>	_		_			I	MI2C1IP<2:0	>	_	SI	2C1IP<2:0	>	4044
IPC5	00AE	_		IC8IP<2:0	>			IC7IP<2:0	>			AD2IP<2:0>	•	_	11	NT1IP<2:0>	•	4444
IPC6	00B0	_		T4IP<2:0>	>		(OC4IP<2:()>			OC3IP<2:0>	•	_	D	MA2IP<2:0	>	4444
IPC7	00B2	_	ι	J2TXIP<2:0)>	_	U	J2RXIP<2:	0>	_		INT2IP<2:0>	>	_		T5IP<2:0>		4444
IPC8	00B4	_		C1IP<2:0>	>		C	C1RXIP<2:	0>			SPI2IP<2:0>	>	_	SI	PI2EIP<2:0	>	4444
IPC9	00B6	_		IC5IP<2:0>	>			IC4IP<2:0	>			IC3IP<2:0>		_	D	MA3IP<2:0	>	4444
IPC10	00B8	_		OC7IP<2:0)>		(OC6IP<2:()>			OC5IP<2:0>	•	_	I	C6IP<2:0>		4444
IPC11	00BA	_		T6IP<2:0>	>		D	MA4IP<2:	0>		—	-		_	C)C8IP<2:0>	•	4404
IPC12	00BC	_		T8IP<2:0>	>		N	112C2IP<2	:0>			SI2C2IP<2:0	>	_		T7IP<2:0>		4444
IPC13	00BE	_	(C2RXIP<2:0	0>	_	I	NT4IP<2:0)>	-		INT3IP<2:0>	>	_		T9IP<2:0>		4444
IPC14	00C0	_	_	_	_	_		QEIIP<2:0	>	-		PWMIP<2:0	>	_		C2IP<2:0>		0444
IPC15	00C2		I	FLTAIP<2:0)>				_	_		DMA5IP<2:0	>	_		—	—	4040
IPC16	00C4	_		—	—	_	I	U2EIP<2:0)>			U1EIP<2:0>		_	F	LTBIP<2:0>	>	0444
IPC17	00C6		(C2TXIP<2:0)>	_	C	C1TXIP<2:	0>	_		DMA7IP<2:0	>	_	D	MA6IP<2:0	>	4444
INTTREG	00E0	_	—	—	—		ILR<	3:0>					VE	CNUM<6:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR	—	_	—	—	—	VREGS ⁽³⁾
bit 15				·	•		bit
R/W-0		R/W-0					
EXTR	R/W-0 SWR	SWDTEN ⁽²⁾	R/W-0 WDTO	R/W-0 SLEEP	R/W-0 IDLE	R/W-1 BOR	R/W-1 POR
bit 7	onne	onbien		ULL.		Bon	bit
Legend:	L. L.'4		.:.			(O)	
R = Readab		W = Writable k	DIT	-	mented bit, read		
-n = Value a	IPOR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	TRAPR: Trap	Reset Flag bit					
	1 = A Trap C	onflict Reset has					
	-	onflict Reset has					
bit 14		gal Opcode or			•		
	0	al opcode detect Pointer caused	· ·	gal address m	ode or uninitia	lized W regist	er used as a
		l opcode or unir		Reset has not o	ccurred		
bit 13-9	Unimplemer	ted: Read as 'o	,				
bit 8	VREGS: Volt	age Regulator S	standby Durir	ng Sleep bit ⁽³⁾			
		egulator is active egulator goes in			ер		
bit 7	EXTR: Extern	nal Reset (MCLI	R) Pin bit				
		Clear (pin) Res Clear (pin) Res					
bit 6	SWR: Softwa	are Reset (Instru	ction) Flag b	it			
		instruction has					
		instruction has					
bit 5		oftware Enable/I	Jisable of W				
	1 = WDT is e 0 = WDT is d						
bit 4		hdog Timer Tim	e-out Flag bi	t			
		e-out has occurr		-			
	0 = WDT time	e-out has not oc	curred				
bit 3	SLEEP: Wak	e-up from Sleep	Flag bit				
		as been in Sleep					
		as not been in S	•				
bit 2		up from Idle Fla	g bit				
		as in Idle mode as not in Idle me	ode				
	Il of the Reset sta	•	set or cleare	d in software. S	Setting one of th	nese bits in soft	ware does no
	ause a device Re		(1) /			a a la la servició de	
2: If	the FWDTEN Co	ontiguration bit i	s 1 (unprog	rammed), the V	VUT IS alwavs (enabled, redard	ness of the

- 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
- **3:** For dsPIC33FJ256MCX06A/X08A/X10A devices, this bit is unimplemented and reads back a programmed value.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	—	MI2C1IF	SI2C1IF
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		RT2 Transmitte	-	g Status bit			
		request has oc request has no					
bit 14	•	RT2 Receiver I		Status bit			
		request has oc request has no					
bit 13	•	nal Interrupt 2		t			
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 12		Interrupt Flag					
		request has oc request has no					
bit 11	-	Interrupt Flag					
	1 = Interrupt	request has oc request has no	curred				
bit 10		ut Compare Ch		upt Flag Status	s bit		
	1 = Interrupt	request has oc request has no	curred				
bit 9	•	ut Compare Ch		upt Flag Status	s bit		
	1 = Interrupt	request has oc request has no	curred				
bit 8				Complete Interi	rupt Flag Status	bit	
	1 = Interrupt	request has oc	curred		opti lag etate		
	•	request has no					
bit 7	-	Capture Chann	-	-lag Status bit			
		request has oc request has no					
bit 6	-	Capture Chann		-lag Status bit			
		request has oc request has no					
bit 5	AD2IF: ADC2	2 Conversion C	Complete Inter	rupt Flag Statu	ıs bit		
	1 = Interrupt	request has oc request has no	curred	-			
bit 4	•	nal Interrupt 1		t			
	1 = Interrupt	request has oc	curred				
	0 = Interrupt (request has no	t occurred				

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

bit 1	SI2C2IE: I2C2 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

- bit 0 T7IE: Timer7 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
	_	_	_	ILR<3:0>					
oit 15		1					bit 8		
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
—				VECNUM<6:0>	>				
oit 7							bit (
₋egend: R = Readab	la hit	W = Writable	h:t		opted bit rea	ad aa (0)			
				U = Unimplem					
n = Value a	IPOR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN		
oit 15-12	Unimpleme	ented: Read as the	0'						
pit 11-8	•	New CPU Interru		el bits					
		J interrupt priorit							
	•		,						
	•								
	• 0001 - CP	J interrupt priorit	v lovol is 1						
		J interrupt priorit							
oit 7	Unimpleme	ented: Read as '	0'						
oit 6-0	VECNUM<	6:0>: Vector Nun	nber of Pendir	ng Interrupt bits					
		Interrupt vector		•					
	•		Ū						
	•								
	•	Interrupt vector	nondina in nu	mbor 0					
	0000001 =	Interrupt vector	penuing is hu						

REGISTER 7-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

18.3 SPI Control Registers

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	—	SPISIDL	—		—		—
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
—	SPIROV	—	—	_	—	SPITBF	SPIRBF
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	SPIROV: Receive Overflow Flag bit
	 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register. 0 = No overflow has occurred
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	1 = Transmit not yet started; SPIxTXB is full
	0 = Transmit started; SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive complete; SPIxRXB is full 0 = Receive is not complete; SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15	l					1	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	СКР	MSTEN		SPRE<2:0>(2)	PPRE-	<1:0> (2)
bit 7							bit
Legend:							
R = Readable		W = Writable		-	nented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
			o.1				
bit 15-13	-	nted: Read as '					
bit 12		able SCKx Pin	·	• •			
		SPI clock is disa SPI clock is ena					
bit 11	DISSDO: Dis	sable SDOx Pin	bit				
	1 = SDOx pir	n is not used by	module; pin f	functions as I/O			
	0 = SDOx pir	n is controlled b	y the module				
bit 10		ord/Byte Comm					
		nication is word-	• • •				
bit 9		ication is byte-					
DIL 9	Master mode	Data Input Samp	Die Phase bit				
	1 = Input dat	a sampled at e					
	-	a sampled at m	iddle of data o	output time			
	SMP must be	e cleared when	SPIx is used	in Slave mode			
bit 8		lock Edge Sele					
		•		on from active o	lock state to Id	le clock state (see bit 6)
				on from Idle clo			
bit 7		e Select Enable		de) ⁽³⁾			
		used for Slave r					
L:1 0	-	-		rolled by port fu	nction.		
bit 6		Polarity Select I		ve state is a low			
			•	e state is a high			
bit 5		ster Mode Enab		C			
	1 = Master m	ode					
		loue					

- 2: Do not set both the primary and secondary prescalers to a value of 1:1.
- 3: This bit must be cleared when FRMEN = 1.

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN			
bit 15	I						bit 8			
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0			
IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF			
bit 7							bit			
Legend:				C = Cle	earable bit					
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unkr	nown			
bit 15-14	Unimplomor	nted: Read as '	0'							
bit 13	-	mitter in Error		bit						
DIL 15		ter is in Bus Of		DI						
	0 = Transmitt	ter is not in Bus	off state							
bit 12		mitter in Error		ssive bit						
		ter is in Bus Pa ter is not in Bus		۵						
bit 11		iver in Error Sta		-						
		is in Bus Pass								
		is not in Bus P								
bit 10		nsmitter in Erro		ng bit						
		ter is in Error W ter is not in Erro		ate						
bit 9		ceiver in Error	-							
		is in Error War	-							
	0 = Receiver	is not in Error	Warning state	•						
bit 8		nsmitter or Reg		•	ı bit					
		ter or receiver i ter or receiver i		•						
bit 7				•						
		IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred								
	0 = Interrupt	request has no	t occurred							
bit 6	WAKIF: Bus	Wake-up Activ	ity Interrupt F	lag bit						
		request has oc request has no								
bit 5				ources in CilN	TF<13:8> regist	or)				
bit 5		request has oc								
		request has no								
bit 4	Unimplemer	ted: Read as	0'							
bit 3	FIFOIF: FIFO	Almost Full In	terrupt Flag b	oit						
		request has oc								
	-	request has no								
bit 2		Buffer Overflo request has oc		ag bit						
		request has no								
bit 1	-	ffer Interrupt F								
	1 = Interrupt	request has oc	curred							
	-	request has no								
bit 0		ffer Interrupt Fla								
		request has oc request has no								
	0 – menupi	icquesi nas no								

© 2009-2012 Microchip Technology Inc.

Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection bit 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	 Boot Segment Program Flash Code Protection Size bits x11 = No boot program Flash segment Boot space is 1K IW less VS: 110 = Standard security; boot program Flash segment starts at end of VS, ends at 0007FEh 010 = High security; boot program Flash segment starts at end of VS, ends at 0007FEh Boot space is 4K IW less VS: 101 = Standard security; boot program Flash segment starts at end of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at end of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at end of VS, ends at 001FFEh Boot space is 8K IW less VS: 100 = Standard security; boot program Flash segment starts at end of VS, ends at 003FFEh 000 = High security; boot program Flash segment starts at end of VS, ends at 003FFEh
RBS<1:0>	FBS	Immediate	Boot Segment RAM Code Protection bits 11 = No boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes 00 = Boot RAM is 1024 bytes
SWRP	FSS	Immediate	Secure Segment Program Flash Write Protection bit 1 = Secure segment may be written 0 = Secure segment is write-protected

TABLE 23-2: CONFIGURATION BITS DESCRIPTION

25.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

25.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O Pins	Vss	—	0.2 VDD	V	
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 VDD	V	
DI18		I/O Pins with I ² C™	Vss	_	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with I ² C	Vss	_	0.8 V	V	SMBus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V	
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMBus disabled
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±1	μA	$\label{eq:VSS} \begin{split} &Vss \leq V \text{PIN} \leq V \text{DD}, \\ &\text{Pin at high-impedance,} \\ &-40^\circ\text{C} \leq \text{TA} \leq +85^\circ\text{C} \end{split}$
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	Shared with external reference pins, -40°C \leq TA \leq +85°C
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance, -40°C \leq TA \leq +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	—	_	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and }H{\sf S} \text{ modes} \end{split}$

TABLE 26-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

АС СНА		STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Charac	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	_	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25	25 TSU:DAT	Data Input	100 kHz mode	250		ns	_	
	Setup Time	400 kHz mode	100		ns			
		1 MHz mode ⁽¹⁾	100		ns			
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	_	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	_	μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	—	
		Setup Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	—	
		Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
	From Clock	400 kHz mode	0	1000	ns	1		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free	
			400 kHz mode	1.3		μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5		μs	can start	
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_	

TABLE 26-41: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

27.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXMCX06A/X08A/X10A electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 26.0** "**Electrical Characteristics**" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 26.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJXXXMCX06A/X08A/X10A high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0 V^{(5)}$	0.3V to 5.6V
Voltage on VCAP with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽²⁾	60 mA
Maximum junction temperature	
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	2 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	4 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	8 mA
Maximum current sunk by all ports combined	10 mA
Maximum current sourced by all ports combined ⁽²⁾	10 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 27-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGECx, and PGEDx pins.
 - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

27.1 High Temperature DC Characteristics

TABLE 27-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temperature Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXMCX06A/X08A/X10A		
HDC5	VBOR to 3.6V ⁽¹⁾	-40°C to +150°C	20		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 26-11 for the minimum and maximum BOR values.

TABLE 27-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	_	+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O		W	
Maximum Allowed Power Dissipation	PDMAX	(Tj - Ta)/θja			W

TABLE 27-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Parameter No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
Operating V	Voltage								
HDC10	Supply Vo	Supply Voltage							
	Vdd		3.0	3.3	3.6	V	-40°C to +150°C		

TABLE 27-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARAC	TERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down Current (IPD)								
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current ^(1,3)		
Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and								


Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.


2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length





	MILLIMETERS					
Dimensior	Dimension Limits			MAX		
Contact Pitch	Contact Pitch E		0.50 BSC			
Optional Center Pad Width	W2			7.35		
Optional Center Pad Length	T2			7.35		
Contact Pad Spacing	C1		8.90			
Contact Pad Spacing	C2		8.90			
Contact Pad Width (X64)	X1			0.30		
Contact Pad Length (X64)	Y1			0.85		
Distance Between Pads	G	0.20				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

NOTES:

Pinout I/O Descriptions (table)	15
Register Map	62
POR and Long Oscillator Start-up Times	84
PORTA	
Register Map	60
PORTB	
Register Map	60
PORTC	
Register Map	61
PORTD	
Register Map	61
PORTE	
Register Map	61
PORTF	
Register Map	61
PORTG	
Register Map	62
Power-Saving Features1	
Clock Frequency and Switching1	53
Program Address Space	
Construction	68
Data Access from Program Memory Using	
Program Space Visibility	71
Data Access from Program Memory Using	
Table Instructions	
Data Access from, Address Generation	
Memory Map	35
Table Read High Instructions	
TBLRDH	70
Table Read Low Instructions	
TBLRDL	
Visibility Operation	71
Program Memory	~~
Interrupt Vector	
Organization	
Reset Vector	30

Q

Quadrature Encoder Interface (QEI)	
Quadrature Encoder Interface (QEI) M	odule
Register Map	

R

Reader Response	370
Registers	
ADxCHS0 (ADCx Input Channel 0 Select)	256
ADxCHS123 (ADCx Input	
Channel 1, 2, 3 Select)	255
ADxCON1 (ADCx Control 1)	249
ADxCON2 (ADCx Control 2)	251
ADxCON3 (ADCx Control 3)	253
ADxCON4 (ADCx Control 4)	254
ADxCSSH (ADCx Input Scan Select High)	257
ADxCSSL (ADCx Input Scan Select Low)	
ADxPCFGH (ADCx Port Configuration High)	258
ADxPCFGL (ADCx Port Configuration Low)	258
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	231
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	232
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	233
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	234
CiCFG1 (ECAN Baud Rate Configuration 1)	228
CiCFG2 (ECAN Baud Rate Configuration 2)	229
CiCTRL1 (ECAN Control 1)	220
CiCTRL2 (ECAN Control 2)	
CIEC (ECAN Transmit/Receive Error Count)	
. , ,	

CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	230
CiFIFO (ECAN FIFO Status)	224
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	224
	230
CiFMSKSEL2 (ECAN Filter 15-8 Mask	
Selection)	237
CiINTE (ECAN Interrupt Enable)	
CilNTF (ECAN Interrupt Flag)	225
CiRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)	235
CiRXFnSID (ECAN Acceptance Filter n	
	00F
Standard Identifier)	
CiRXFUL1 (ECAN Receive Buffer Full 1)	239
CiRXFUL2 (ECAN Receive Buffer Full 2)	239
CiRXMnEID (ECAN Acceptance Filter	
	~~~
Mask n Extended Identifier)	238
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	238
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	240
CiTRBnDLC (ECAN Buffer n Data	
Length Control)	243
CiTRBnDm (ECAN Buffer n Data Field Byte m)	
CiTRBnEID (ECAN Buffer n Extended Identifier)	242
CiTRBnSID (ECAN Buffer n Standard Identifier)	242
CiTRBnSTAT (ECAN Receive Buffer n Status)	
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)	148
CORCON (Core Control)	
DFLTxCON (Digital Filter x Control)	196
DMACS0 (DMA Controller Status 0)	139
DMACS1 (DMA Controller Status 1)	141
DMAxCNT (DMA Channel x Transfer Count)	
DMAxCON (DMA Channel x Control)	135
DMAxPAD (DMA Channel x	
Peripheral Address)	138
DMAxREQ (DMA Channel x IRQ Select)	
	150
DMAxSTA (DMA Channel x RAM Start	
Address Offset A)	137
DMAxSTB (DMA Channel x RAM Start	
Address Offset B)	137
DSADR (Most Recent DMA RAM Address)	
I2CxCON (I2Cx Control)	206
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON (Input Capture x Control)	
IEC0 (Interrupt Enable Control 0)	103
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	
IEC3 (Interrupt Enable Control 3)	
IEC4 (Interrupt Enable Control 4)	111
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	100
IFS4 (Interrupt Flag Status 4)	
IFS4 (Interrupt Flag Status 4)	
INTCON1 (Interrupt Control 1)	93
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2)	
INTCON1 (Interrupt Control 1)	130
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control and Status)	
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control and Status) IPC0 (Interrupt Priority Control 0)	112
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control and Status) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1)	112 113
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control and Status) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10)	112 113 122
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control and Status) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11)	112 113 122 123
INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control and Status) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10)	112 113 122 123