

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | dsPIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 40 MIPs  |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                            |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT                 |
| Number of I/O              | 85   |
| Program Memory Size        | 128KB (128K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 16K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V  |
| Data Converters            | A/D 24x10/12b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 100-TQFP   |
| Supplier Device Package    | 100-TQFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc710at-i-pf |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to  $\leq$  8 MHz for start-up with PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If the MPLAB ICD 3 or REAL ICE in-circuit emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by the MPLAB ICD 3 or REAL ICE in-circuit emulator, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When the MPLAB ICD 3 or REAL ICE in-circuit emulator is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

| IABLE 4- | -8:         | OUTPU  |                                     |        | EGISI  |        | P      |       |            |             |               |       |       |        |       |          |       |               |
|----------|-------------|--------|-------------------------------------|--------|--------|--------|--------|-------|------------|-------------|---------------|-------|-------|--------|-------|----------|-------|---------------|
| SFR Name | SFR<br>Addr | Bit 15 | Bit 14                              | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8      | Bit 7       | Bit 6         | Bit 5 | Bit 4 | Bit 3  | Bit 2 | Bit 1    | Bit 0 | All<br>Resets |
| OC1RS    | 0180        |        | Output Compare 1 Secondary Register |        |        |        |        |       |            |             | xxxx          |       |       |        |       |          |       |               |
| OC1R     | 0182        |        |                                     |        |        |        |        |       | Output C   | ompare 1 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC1CON   | 0184        | _      | _                                   | OCSIDL | —      | -      | _      | _     | _          | _           | _             | _     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC2RS    | 0186        |        |                                     |        |        |        |        | Out   | tput Compa | re 2 Second | lary Registe  | r     |       |        |       |          |       | xxxx          |
| OC2R     | 0188        |        |                                     |        |        |        |        |       | Output C   | ompare 2 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC2CON   | 018A        |        | —                                   | OCSIDL | —      | —      | —      | —     | _          | —           | _             | —     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC3RS    | 018C        |        |                                     |        |        |        |        | Out   | tput Compa | re 3 Second | lary Registe  | r     |       |        |       |          |       | xxxx          |
| OC3R     | 018E        |        | Output Compare 3 Register           |        |        |        |        |       | xxxx       |             |               |       |       |        |       |          |       |               |
| OC3CON   | 0190        | _      | _                                   | OCSIDL | —      | -      | _      | _     | _          | _           | _             | _     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC4RS    | 0192        |        | Output Compare 4 Secondary Register |        |        |        |        |       |            | xxxx        |               |       |       |        |       |          |       |               |
| OC4R     | 0194        |        |                                     |        |        |        |        |       | Output C   | ompare 4 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC4CON   | 0196        |        | —                                   | OCSIDL | —      | —      | —      | —     | —          | —           | _             |       | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC5RS    | 0198        |        |                                     |        |        |        |        | Out   | tput Compa | re 5 Second | lary Register | r     |       |        |       |          |       | xxxx          |
| OC5R     | 019A        |        |                                     |        |        |        |        |       | Output C   | ompare 5 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC5CON   | 019C        |        | —                                   | OCSIDL | —      | —      | —      | —     | —          | —           | _             |       | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC6RS    | 019E        |        |                                     |        |        |        |        | Out   | tput Compa | re 6 Second | lary Register | r     |       |        |       |          |       | xxxx          |
| OC6R     | 01A0        |        |                                     |        |        |        |        |       | Output C   | ompare 6 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC6CON   | 01A2        | —      | —                                   | OCSIDL | —      | —      | —      | —     | —          | —           | —             | —     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC7RS    | 01A4        |        |                                     |        |        |        |        | Out   | tput Compa | re 7 Second | lary Register | r     |       |        |       |          |       | xxxx          |
| OC7R     | 01A6        |        |                                     |        |        |        |        |       | Output C   | ompare 7 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC7CON   | 01A8        | —      | —                                   | OCSIDL | —      | —      | —      | —     | —          | —           | —             | —     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
| OC8RS    | 01AA        |        |                                     |        |        |        |        | Out   | put Compa  | re 8 Second | lary Register | r     |       |        |       |          |       | xxxx          |
| OC8R     | 01AC        |        |                                     |        |        | _      |        |       | Output C   | ompare 8 R  | egister       |       |       |        |       |          |       | xxxx          |
| OC8CON   | 01AE        | —      | —                                   | OCSIDL | —      | -      | _      | —     | —          | -           | _             | _     | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000          |
|          |             |        |                                     |        |        |        |        |       |            |             |               |       |       |        |       |          |       |               |

#### \_ . \_ . E 4 0 AUTOUT AANDA DE DEALATED MAD

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. dsPIC33FJXXXMCX06A/X08A/X10A

Modulo Addressing can operate in either data or program space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing, since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

### 4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

| Note: | Y space Modulo Addressing EA calcula- |  |  |  |  |  |  |
|-------|---------------------------------------|--|--|--|--|--|--|
|       | tions assume word-sized data (LSb of  |  |  |  |  |  |  |
|       | every EA is always clear).            |  |  |  |  |  |  |

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

### 4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing are disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM) to which Modulo Addressing is to be applied is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than 15 and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than 15 and the YMODEN bit is set at MODCON<14>.



#### SR: CPU STATUS REGISTER<sup>(1)</sup> **REGISTER 7-1:**

| R-0    | R-0 | R/C-0 | R/C-0 | R-0 | R/C-0 | R-0 | R/W-0 |
|--------|-----|-------|-------|-----|-------|-----|-------|
| OA     | OB  | SA    | SB    | OAB | SAB   | DA  | DC    |
| bit 15 |     |       |       |     |       |     | bit 8 |

| R/W-0 <sup>(3)</sup> | R/W-0 <sup>(3)</sup> | R/W-0 <sup>(3)</sup> | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------------------|----------------------|----------------------|-----|-------|-------|-------|-------|
| IPL2 <sup>(2)</sup>  | IPL1 <sup>(2)</sup>  | IPL0 <sup>(2)</sup>  | RA  | N     | OV    | Z     | С     |
| bit 7                |                      |                      |     |       |       |       | bit 0 |

| Legend:           |                      |                                    |  |
|-------------------|----------------------|------------------------------------|--|
| C = Clearable bit | R = Readable bit     | U = Unimplemented bit, read as '0' |  |
| S = Settable bit  | W = Writable bit     | -n = Value at POR                  |  |
| '1' = Bit is set  | '0' = Bit is cleared | x = Bit is unknown                 |  |

bit 7-5

IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2)</sup>

111 = CPU interrupt priority level is 7 (15), user interrupts disabled 110 = CPU interrupt priority level is 6 (14)

101 = CPU interrupt priority level is 5 (13)

100 = CPU interrupt priority level is 4 (12)

- 011 = CPU interrupt priority level is 3 (11)
- 010 = CPU interrupt priority level is 2 (10)
- 001 = CPU interrupt priority level is 1 (9)
- 000 = CPU interrupt priority level is 0 (8)

### Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> status bits are read-only when NSTDIS (INTCON1<15>) = 1.

#### CORCON: CORE CONTROL REGISTER<sup>(1)</sup> **REGISTER 7-2:**

| U-0               | U-0   | U-0             | R/W-0  | R/W-0                              | R-0   | R-0              | R-0   |
|-------------------|-------|-----------------|--------|------------------------------------|-------|------------------|-------|
| —                 | —     | —               | US     | EDT                                |       | DL<2:0>          |       |
| bit 15            |       |                 |        |                                    |       |                  | bit 8 |
|                   |       |                 |        |                                    |       |                  |       |
| R/W-0             | R/W-0 | R/W-1           | R/W-0  | R/C-0                              | R/W-0 | R/W-0            | R/W-0 |
| SATA              | SATB  | SATDW           | ACCSAT | IPL3 <sup>(2)</sup>                | PSV   | RND              | IF    |
| bit 7             |       |                 |        |                                    |       |                  | bit 0 |
|                   |       |                 |        |                                    |       |                  |       |
| Legend:           |       | C = Clearable   | bit    |                                    |       |                  |       |
| R = Readable I    | bit   | W = Writable    | bit    | -n = Value at POR '1' = Bit is se  |       | '1' = Bit is set |       |
| 0' = Bit is clear | ed    | 'x = Bit is unk | nown   | U = Unimplemented bit, read as '0' |       |                  |       |
|                   |       |                 |        |                                    |       |                  |       |

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

| R/W-0           | R-0                            | U-0               | U-0            | U-0              | U-0              | U-0             | U-0    |  |  |  |  |  |
|-----------------|--------------------------------|-------------------|----------------|------------------|------------------|-----------------|--------|--|--|--|--|--|
| ALTIVT          | DISI                           |                   | —              | _                |                  | _               | —      |  |  |  |  |  |
| bit 15          | -                              |                   |                |                  |                  | •               | bit 8  |  |  |  |  |  |
|                 |                                |                   |                |                  |                  |                 |        |  |  |  |  |  |
| U-0             | U-0                            | U-0               | R/W-0          | R/W-0            | R/W-0            | R/W-0           | R/W-0  |  |  |  |  |  |
|                 |                                |                   | INT4EP         | INT3EP           | INT2EP           | INT1EP          | INT0EP |  |  |  |  |  |
| bit 7           |                                |                   |                |                  |                  |                 | bit 0  |  |  |  |  |  |
| <b></b>         |                                |                   |                |                  |                  |                 |        |  |  |  |  |  |
| Legend:         |                                |                   |                |                  |                  |                 |        |  |  |  |  |  |
| R = Readable    | bit                            | W = Writable      | bit            | U = Unimpler     | mented bit, read | as '0'          |        |  |  |  |  |  |
| -n = Value at F | POR                            | '1' = Bit is set  |                | '0' = Bit is cle | ared             | x = Bit is unkr | nown   |  |  |  |  |  |
|                 |                                |                   |                |                  |                  |                 |        |  |  |  |  |  |
| bit 15          | ALTIVT: Enab                   | ole Alternate Inf | terrupt Vector | Table bit        |                  |                 |        |  |  |  |  |  |
|                 | 1 = Use Alter                  | nate Interrupt V  | ector Table    |                  |                  |                 |        |  |  |  |  |  |
| bit 14          |                                | struction Status  | e hit          |                  |                  |                 |        |  |  |  |  |  |
| Dit 14          | 1 = 177 inst                   | ruction is active | 2              |                  |                  |                 |        |  |  |  |  |  |
|                 | 0 = DISI inst                  | ruction is not a  | ctive          |                  |                  |                 |        |  |  |  |  |  |
| bit 13-5        | Unimplemen                     | ted: Read as '    | כ'             |                  |                  |                 |        |  |  |  |  |  |
| bit 4           | INT4EP: Exte                   | ernal Interrupt 4 | Edge Detect    | Polarity Selec   | t bit            |                 |        |  |  |  |  |  |
|                 | 1 = Interrupt o                | on negative edg   | ge             |                  |                  |                 |        |  |  |  |  |  |
|                 | 0 = Interrupt o                | on positive edge  | е              |                  |                  |                 |        |  |  |  |  |  |
| bit 3           | INT3EP: Exte                   | ernal Interrupt 3 | Edge Detect    | Polarity Selec   | t bit            |                 |        |  |  |  |  |  |
|                 | 1 = Interrupt on negative edge |                   |                |                  |                  |                 |        |  |  |  |  |  |
| hit 2           | INT2EP: Exte                   | anal Interrunt 2  | Edge Detect    | Polarity Selec   | t bit            |                 |        |  |  |  |  |  |
| Dit Z           | 1 = Interrupt (                | on negative edg   | ne             |                  |                  |                 |        |  |  |  |  |  |
|                 | 0 = Interrupt of               | on positive edge  | e              |                  |                  |                 |        |  |  |  |  |  |
| bit 1           | INT1EP: Exte                   | ernal Interrupt 1 | Edge Detect    | Polarity Selec   | t bit            |                 |        |  |  |  |  |  |
|                 | 1 = Interrupt of               | on negative edg   | ge             |                  |                  |                 |        |  |  |  |  |  |
|                 | 0 = Interrupt o                | on positive edge  | е              |                  |                  |                 |        |  |  |  |  |  |
| bit 0           | INTOEP: Exte                   | ernal Interrupt 0 | Edge Detect    | Polarity Selec   | t bit            |                 |        |  |  |  |  |  |
|                 | 1 = Interrupt o                | on negative edg   | ge             |                  |                  |                 |        |  |  |  |  |  |
|                 |                                | on positive edg   | e              |                  |                  |                 |        |  |  |  |  |  |
|                 |                                |                   |                |                  |                  |                 |        |  |  |  |  |  |

### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

### REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

| bit 2 | <b>OC1IE:</b> Output Compare Channel 1 Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled |
|-------|---|
| bit 1 | <b>IC1IE:</b> Input Capture Channel 1 Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled  |
| bit 0 | INTOIE: External Interrupt 0 Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled                     |

### REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

| U-0             | R/W-1   | R/W-0                 | R/W-0          | U-0               | R/W-1            | R/W-0           | R/W-0 |  |  |  |  |  |
|-----------------|---|-----------------------|----------------|-------------------|------------------|-----------------|-------|--|--|--|--|--|
| —               |   | IC5IP<2:0>            |                | —                 |                  | IC4IP<2:0>      |       |  |  |  |  |  |
| bit 15          | •   |                       |                |                   |                  |                 | bit 8 |  |  |  |  |  |
|                 |   |                       |                |                   |                  |                 |       |  |  |  |  |  |
| U-0             | R/W-1   | R/W-0                 | R/W-0          | U-0               | R/W-1            | R/W-0           | R/W-0 |  |  |  |  |  |
| _               |   | IC3IP<2:0>            |                | _                 |                  | DMA3IP<2:0>     |       |  |  |  |  |  |
| bit 7           |   |                       |                |                   |                  |                 | bit 0 |  |  |  |  |  |
| r               |   |                       |                |                   |                  |                 |       |  |  |  |  |  |
| Legend:         |   |                       |                |                   |                  |                 |       |  |  |  |  |  |
| R = Readable    | bit   | W = Writable I        | oit            | U = Unimplei      | mented bit, rea  | ad as '0'       |       |  |  |  |  |  |
| -n = Value at P | OR  | '1' = Bit is set      |                | '0' = Bit is cle  | eared            | x = Bit is unkn | own   |  |  |  |  |  |
|                 |   |                       |                |                   |                  |                 |       |  |  |  |  |  |
| bit 15          | Unimpleme   | ented: Read as 'o     | )'             |                   |                  |                 |       |  |  |  |  |  |
| bit 14-12       | IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 111 = Interr  | rupt is priority 7 (I | nighest priori | ty interrupt)     |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 001 = Interr  | rupt is priority 1    |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 000 = Interrupt source is disabled                          |                       |                |                   |                  |                 |       |  |  |  |  |  |
| bit 11          | Unimpleme   | ented: Read as 'o     | )'             |                   |                  |                 |       |  |  |  |  |  |
| bit 10-8        | IC4IP<2:0>  | : Input Capture C     | hannel 4 Inte  | errupt Priority b | oits             |                 |       |  |  |  |  |  |
|                 | 111 = Interr  | upt is priority 7 (I  | nighest priori | ty interrupt)     |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 001 = Interrupt is priority 1                               |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 000 = Interr  | upt source is dis     | abled          |                   |                  |                 |       |  |  |  |  |  |
| bit 7           | Unimpleme   | ented: Read as '      | )'             |                   |                  |                 |       |  |  |  |  |  |
| bit 6-4         | IC3IP<2:0>  | : Input Capture C     | hannel 3 Inte  | errupt Priority b | oits             |                 |       |  |  |  |  |  |
|                 | 111 = Interr  | rupt is priority 7 (f | highest priori | ty interrupt)     |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 001 = Interr  | upt is priority 1     |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 000 = Interr  | upt source is dis     | abled          |                   |                  |                 |       |  |  |  |  |  |
| bit 3           | Unimpleme   | ented: Read as '0     | )'             |                   |                  |                 |       |  |  |  |  |  |
| bit 2-0         | DMA3IP<2:   | 0>: DMA Channe        | el 3 Data Tra  | nsfer Complete    | e Interrupt Pric | rity bits       |       |  |  |  |  |  |
|                 | 111 = Interr  | rupt is priority 7 (f | highest priori | ty interrupt)     |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | •   |                       |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 001 = Interr  | upt is priority 1     |                |                   |                  |                 |       |  |  |  |  |  |
|                 | 000 = Interr  | upt source is dis     | abled          |                   |                  |                 |       |  |  |  |  |  |
|                 |   |                       |                |                   |                  |                 |       |  |  |  |  |  |

### REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

| R-0                                     | R-0 | R-0              | R-0          | R-0                                     | R-0 | R-0 | R-0   |  |  |
|---|-----|------------------|--------------|---|-----|-----|-------|--|--|
|   |     |                  | DSAD         | )R<15:8>                                |     |     |       |  |  |
| bit 15                                  |     |                  |              |   |     |     | bit 8 |  |  |
|   |     |                  |              |   |     |     |       |  |  |
| R-0                                     | R-0 | R-0              | R-0          | R-0                                     | R-0 | R-0 | R-0   |  |  |
|   |     |                  | DSAI         | DR<7:0>                                 |     |     |       |  |  |
| bit 7                                   |     |                  |              |   |     |     | bit 0 |  |  |
|   |     |                  |              |   |     |     |       |  |  |
| Legend:                                 |     |                  |              |   |     |     |       |  |  |
| R = Readable bit W = Writable bit U = U |     |                  | U = Unimplen | U = Unimplemented bit, read as '0'      |     |     |       |  |  |
| -n = Value at P                         | OR  | '1' = Bit is set |              | '0' = Bit is cleared x = Bit is unknown |     |     |       |  |  |

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

NOTES:

| R/W-0  | U-0   | R/W-0   | R-0   | R/W-0                               | R/W-0                                | R/W-0                        | R/W-0                   |  |  |  |
|--|---|---|---|-------------------------------------|--------------------------------------|------------------------------|-------------------------|--|--|--|
| CNTERR   | _   | QEISIDL   | INDEX   | UPDN                                |                                      | QEIM<2:0>                    |                         |  |  |  |
| bit 15   |   |   |   |                                     |                                      |                              | bit 8                   |  |  |  |
|  |   |   |   |                                     |                                      |                              |                         |  |  |  |
| R/W-0  | R/W-0   | R/W-0   | R/W-0   | R/W-0                               | R/W-0                                | R/W-0                        | R/W-0                   |  |  |  |
| SWPAB  | PCDOUT  | TQGATE  | TQCK  | PS<1:0>                             | POSRES                               | TQCS                         | UPDN_SRC <sup>(1)</sup> |  |  |  |
| bit 7  |   |   |   |                                     |                                      |                              | bit 0                   |  |  |  |
|  |   |   |   |                                     |                                      |                              |                         |  |  |  |
| Legend:  |   |   |   |                                     |                                      |                              |                         |  |  |  |
| R = Readable I   | bit   | W = Writable  | oit   | U = Unimpler                        | mented bit, read                     | d as '0'                     |                         |  |  |  |
| -n = Value at P  | OR  | '1' = Bit is set                                      |   | '0' = Bit is cle                    | ared                                 | x = Bit is unk               | nown                    |  |  |  |
| bit 15 <b>CNTERR:</b> Count Error Status Flag bit<br>1 = Position count error has occurred<br>0 = No position count error has occurred<br>(CNTERR flag only applies when QEIM<2:0> = '110' or '100')   |   |   |   |                                     |                                      |                              |                         |  |  |  |
| bit 14   | Unimplemented: Read as '0'  |   |   |                                     |                                      |                              |                         |  |  |  |
| bit 13   | QEISIDL: Stop in Idle Mode bit  |   |   |                                     |                                      |                              |                         |  |  |  |
|  | <ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul> |   |   |                                     |                                      |                              |                         |  |  |  |
| bit 12   | INDEX: Index  | Pin State State                                       | us bit (read-o                                  | only)                               |                                      |                              |                         |  |  |  |
|  | 1 = Index pin<br>0 = Index pin  | is High<br>is Low                                     |   |                                     |                                      |                              |                         |  |  |  |
| bit 11   | UPDN: Position  | on Counter Dire                                       | ection Status                                   | s bit                               |                                      |                              |                         |  |  |  |
|  | 1 = Position c<br>0 = Position c<br>(Read-only bit  | ounter direction<br>ounter direction<br>t when QEIM<2 | n is positive<br>n is negative<br>2:0> = '1xx'. | (+)<br>e (-)<br>Read/write bit      | when QEIM<2:                         | <b>0&gt; =</b> 001.)         |                         |  |  |  |
| bit 10-8   | QEIM<2:0>: (  | Quadrature End  | coder Interfa                                   | ce Mode Selec                       | t bits                               |                              |                         |  |  |  |
| bit 10-8       Gramitie Encoder Interface enabled (x4 mode) with Position Counter Reset by match (MAXCNT)         111 = Quadrature Encoder Interface enabled (x4 mode) with Position Counter Reset by match (MAXCNT)         100 = Quadrature Encoder Interface enabled (x2 mode) with Index Pulse Reset of position counter         101 = Quadrature Encoder Interface enabled (x2 mode) with Position Counter Reset by match (MAXCNT)         100 = Quadrature Encoder Interface enabled (x2 mode) with Position Counter Reset by match (MAXCNT)         100 = Quadrature Encoder Interface enabled (x2 mode) with Index Pulse Reset of position counter         011 = Unused (module disabled)         010 = Unused (module disabled)         001 = Starts 16-bit Timer         002 = Quadrature Encoder Interface (timer off |   |   |   |                                     |                                      |                              |                         |  |  |  |
| bit 7  | SWPAB: Pha  | se A and Phas   | e B Input Sv                                    | vap Select bit                      |                                      |                              |                         |  |  |  |
|  | 1 = Phase A a<br>0 = Phase A a  | and Phase B in<br>and Phase B in                      | puts swappe<br>puts not swa                     | ed<br>apped                         |                                      |                              |                         |  |  |  |
| bit 6  | PCDOUT: Pos   | sition Counter  | Direction Sta                                   | ite Output Enab                     | ole bit                              |                              |                         |  |  |  |
|  | 1 = Position c<br>0 = Position c  | ounter direction                                      | n status outp<br>n status outp                  | out enable (QEI<br>out disabled (no | logic controls s<br>ormal I/O pin op | state of I/O pin<br>eration) | )                       |  |  |  |
| bit 5  | TQGATE: Tim   | ner Gated Time  | Accumulati                                      | on Enable bit                       | 1 1                                  | ,                            |                         |  |  |  |
|  | 1 = Timer gate<br>0 = Timer gate  | ed time accum<br>ed time accum                        | ulation enab<br>ulation disab                   | led                                 |                                      |                              |                         |  |  |  |

### REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER

Note 1: When configured for QEI mode, the control bit is a 'don't care'.



FIGURE 19-1:  $I^2C^{TM}$  BLOCK DIAGRAM (X = 1 OR 2)

### 20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXMCX06A/X08A/X10A device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-Deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 20-1. The UART module consists of these key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
  - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

| R/W-0   | R-0   | R-0                    | R-0                           | R/W-0            | R/W-0             | R/W-0            | R/W-0       |  |  |  |
|---|---|------------------------|-------------------------------|------------------|-------------------|------------------|-------------|--|--|--|
| TXENn   | TXABTn TXLARBn TXERRn   |                        | TXERRn                        | TXREQn           | RTRENn            | RENn TXnPRI<1:   |             |  |  |  |
| bit 15  |   | •                      | •                             |                  |                   |                  | bit 8       |  |  |  |
|   |   |                        |                               |                  |                   |                  |             |  |  |  |
| R/W-0   | R-0   | R-0                    | R-0                           | R/W-0            | R/W-0             | R/W-0            | R/W-0       |  |  |  |
| TXENm   | TXABTm <sup>(1)</sup>   | TXLARBm <sup>(1)</sup> | TXERRm <sup>(1)</sup>         | TXREQm           | RTRENm            | TXmPR            | I<1:0>      |  |  |  |
| bit 7   |   |                        |                               |                  |                   |                  | bit 0       |  |  |  |
|   |   |                        |                               |                  |                   |                  |             |  |  |  |
| Legend:   |   |                        |                               |                  |                   |                  |             |  |  |  |
| R = Readable  | e bit   | W = Writable bit       |                               | U = Unimpler     | mented bit, read  | l as '0'         |             |  |  |  |
| -n = Value at   | POR   | '1' = Bit is set       |                               | '0' = Bit is cle | ared              | x = Bit is unkno | own         |  |  |  |
|   |   |                        |                               |                  |                   |                  |             |  |  |  |
| bit 15-8  | See Definition  | on for Bits 7-0,       | Controls Buf                  | fer n            |                   |                  |             |  |  |  |
| bit 7   | TXENm: TX/  | RX Buffer Sele         | ction bit                     |                  |                   |                  |             |  |  |  |
|   | 1 = Buffer TR   | Bn is a transm         | it buffer                     |                  |                   |                  |             |  |  |  |
| hit G   |   |                        | buller                        |                  |                   |                  |             |  |  |  |
| DILO  |   | was aborted            |                               |                  |                   |                  |             |  |  |  |
|   | 0 = Message completed transmission successfully                                       |                        |                               |                  |                   |                  |             |  |  |  |
| bit 5   | TXLARBm:  | Message Lost           | Arbitration bit <sup>(*</sup> | 1)               |                   |                  |             |  |  |  |
|   | 1 = Message   | lost arbitration       | while being se                | ent              |                   |                  |             |  |  |  |
|   | 0 = Message   | did not lose ar        | bitration while               | being sent       |                   |                  |             |  |  |  |
| bit 4   | bit 4 <b>TXERRm:</b> Error Detected During Transmission bit <sup>(1)</sup>            |                        |                               |                  |                   |                  |             |  |  |  |
| 1 = A bus error occurred while the message was being sent |   |                        |                               |                  |                   |                  |             |  |  |  |
| hit 2   | U = A bus error did not occur while the message was being sent                        |                        |                               |                  |                   |                  |             |  |  |  |
| DILS  | Setting this h  | it to '1' request      | s sending a m                 | essane The h     | it will automatic | ally clear when  | the message |  |  |  |
|   | is successfully sent. Clearing the bit to '0' while set will request a message abort. |                        |                               |                  |                   |                  |             |  |  |  |
| bit 2   | t 2 <b>RTRENm:</b> Auto-Remote Transmit Enable bit                                    |                        |                               |                  |                   |                  |             |  |  |  |
|   | 1 = When a remote transmit is received, TXREQ will be set                             |                        |                               |                  |                   |                  |             |  |  |  |
|   | 0 = When a remote transmit is received, TXREQ will be unaffected                      |                        |                               |                  |                   |                  |             |  |  |  |
| bit 1-0   | TXmPRI<1:0  | >: Message Tr          | ansmission Pi                 | riority bits     |                   |                  |             |  |  |  |
| 11 = Highest message priority                             |   |                        |                               |                  |                   |                  |             |  |  |  |
| $\perp 0 = High intermediate message priority$            |   |                        |                               |                  |                   |                  |             |  |  |  |
|   | 00 = Lowest   | message priori         | ty                            |                  |                   |                  |             |  |  |  |
|   |   |                        | -                             |                  |                   |                  |             |  |  |  |
| Note 1: T   | his bit is cleared  | when TXRFO             | is set.                       |                  |                   |                  |             |  |  |  |

### REGISTER 21-26: CiTRmnCON: ECAN<sup>™</sup> TX/RX BUFFER mn CONTROL REGISTER (m = 0,2,4,6; n = 1,3,5,7)

| Base<br>Instr<br># | Assembly<br>Mnemonic |  | Assembly Syntax Description                              |   | # of<br>Words | # of<br>Cycles | Status Flags<br>Affected |
|--------------------|----------------------|--|--|---|---------------|----------------|--------------------------|
| 51                 | MUL                  | MUL.SS Wb,Ws,Wnd {Wnd + 1, Wnd} = s                      |  | {Wnd + 1, Wnd} = signed(Wb) * signed(Ws)          | 1             | 1              | None                     |
|                    |                      | MUL.SU Wb,Ws,Wnd {Wnd + 1, Wnd} = signed(Wb) * unsigned( |  | {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)        | 1             | 1              | None                     |
|                    |                      | MUL.US   | 3 Wb, Ws, Wnd {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) |   | 1             | 1              | None                     |
|                    |                      | MUL.UU   | Wb,Ws,Wnd  | {Wnd + 1, Wnd} = unsigned(Wb) *<br>unsigned(Ws)   | 1             | 1              | None                     |
|                    |                      | MUL.SU   | Wb,#lit5,Wnd   | {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)      | 1             | 1              | None                     |
|                    |                      | MUL.UU   | Wb,#lit5,Wnd   | {Wnd + 1, Wnd} = unsigned(Wb) *<br>unsigned(lit5) | 1             | 1              | None                     |
|                    |                      | MUL  | f  | W3:W2 = f * WREG                                  | 1             | 1              | None                     |
| 52                 | NEG                  | NEG  | Acc  | Negate Accumulator                                | 1             | 1              | OA,OB,OAB,<br>SA,SB,SAB  |
|                    |                      | NEG  | f  | $f = \overline{f} + 1$                            | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | NEG  | f,WREG   | WREG = $\overline{f}$ + 1                         | 1             | 1              | C,DC,N,OV,Z              |
|                    |                      | NEG  | Ws,Wd  | $Wd = \overline{Ws} + 1$                          | 1             | 1              | C,DC,N,OV,Z              |
| 53                 | NOP                  | NOP  |  | No Operation                                      | 1             | 1              | None                     |
|                    |                      | NOPR   |  | No Operation                                      | 1             | 1              | None                     |
| 54                 | POP                  | POP  | f  | Pop f from Top-of-Stack (TOS)                     | 1             | 1              | None                     |
|                    |                      | POP  | Wdo  | Pop from Top-of-Stack (TOS) to Wdo                | 1             | 1              | None                     |
|                    |                      | POP.D  | Wnd  | Pop from Top-of-Stack (TOS) to<br>W(nd):W(nd + 1) | 1             | 2              | None                     |
|                    |                      | POP.S  |  | Pop Shadow Registers                              | 1             | 1              | All                      |
| 55                 | PUSH                 | PUSH   | f  | Push f to Top-of-Stack (TOS)                      | 1             | 1              | None                     |
|                    |                      | PUSH   | Wso  | Push Wso to Top-of-Stack (TOS)                    | 1             | 1              | None                     |
|                    |                      | PUSH.D   | Wns  | Push W(ns):W(ns + 1) to Top-of-Stack (TOS)        | 1             | 2              | None                     |
|                    |                      | PUSH.S   |  | Push Shadow Registers                             | 1             | 1              | None                     |
| 56                 | PWRSAV               | PWRSAV   | #lit1  | Go into Sleep or Idle mode                        | 1             | 1              | WDTO,Sleep               |
| 57                 | RCALL                | RCALL  | Expr   | Relative Call                                     | 1             | 2              | None                     |
|                    |                      | RCALL  | Wn   | Computed Call                                     | 1             | 2              | None                     |
| 58                 | REPEAT               | REPEAT   | #lit14   | Repeat Next Instruction lit14 + 1 Times           | 1             | 1              | None                     |
|                    |                      | REPEAT   | Wn   | Repeat Next Instruction (Wn) + 1 Times            | 1             | 1              | None                     |
| 59                 | RESET                | RESET  |  | Software Device Reset                             | 1             | 1              | None                     |
| 60                 | RETFIE               | RETFIE   |  | Return from Interrupt                             | 1             | 3 (2)          | None                     |
| 61                 | RETLW                | RETLW  | #lit10,Wn  | Return with Literal in Wn                         | 1             | 3 (2)          | None                     |
| 62                 | RETURN               | RETURN   |  | Return from Subroutine                            | 1             | 3 (2)          | None                     |
| 63 RLC             |                      | RLC  | f  | f = Rotate Left through Carry f                   | 1             | 1              | C,N,Z                    |
|                    |                      | RLC  | f,WREG   | WREG = Rotate Left through Carry f                | 1             | 1              | C,N,Z                    |
|                    |                      | RLC  | Ws,Wd  | Wd = Rotate Left through Carry Ws                 | 1             | 1              | C,N,Z                    |
| 64                 | RLNC                 | RLNC   | f  | f = Rotate Left (No Carry) f                      | 1             | 1              | N,Z                      |
|                    |                      | RLNC   | f,WREG   | WREG = Rotate Left (No Carry) f                   | 1             | 1              | N,Z                      |
|                    |                      | RLNC   | Ws,Wd  | Wd = Rotate Left (No Carry) Ws                    | 1             | 1              | N,Z                      |
| 65                 | RRC                  | RRC  | t  | f = Rotate Right through Carry f                  | 1             | 1              | C,N,Z                    |
|                    |                      | RRC  | ±, WREG  | WREG = Rotate Right through Carry Ma              | 1             | 1              | C,N,Z                    |
| 66                 | DDVG                 | RRC  | Ws,Wa  | f = Detete Dight (No Corry) f                     | 1             | 1              |                          |
| 00                 | RRNC                 | RRNC   | I<br>f NDEC  | WPEC = Pototo Right (No Carry) f                  | 1             | 1              | N,Z                      |
|                    |                      | RRINC  | I, WREG  | WREG - Rolate Right (No Carry) Wa                 | 1             | 1              | N,Z                      |
| 07                 | ~~~                  | RRINC  | ws,wa  | Stars Assumulates                                 | 1             | 1              | IN,Z                     |
| 67                 | SAC                  | SAC  | Acc,#Slit4,Wdo   | Store Accumulator                                 | 1             | 1              | None                     |
| 69                 | 0.7                  | SAC.R  | ACC, #SIIT4, Wdo   | Store Rounded Accumulator                         | 1             | 1              |                          |
| 60                 | CETM                 | CETTM  | ms,WILL  |   | 1             | 1              | U,IN,∠                   |
| 09                 | SEIM                 | SEIM   | L  |   | 1             | 1              | None                     |
|                    |                      | OFTM<br>CFTM   | WREG   | Will - UNITIT                                     | 1             | 1              | None                     |
| 70                 | SFTAC                | SFTAC  | Acc,Wn   | Arithmetic Shift Accumulator by (Wn)              |               | 1              | OA,OB,OAB,               |
|                    |                      | SFTAC  | Acc,#Slit6   | Arithmetic Shift Accumulator by Slit6             |               | 1              | OA,OB,OAB,<br>SA,SB,SAB  |

### TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

### 25.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 25.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 25.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### FIGURE 26-9: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS



### FIGURE 26-10: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS



### TABLE 26-28: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS |        |                                    | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ |     |     |                      |                    |  |
|--------------------|--------|------------------------------------|---|-----|-----|----------------------|--------------------|--|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup>      | Min   | Тур | Max | Max Units Conditions |                    |  |
| MP10               | TFPWM  | PWM Output Fall Time               | _   | —   | —   | ns                   | See parameter D032 |  |
| MP11               | TRPWM  | PWM Output Rise Time               | —   | —   | —   | ns                   | See parameter D031 |  |
| MP20               | Tfd    | Fault Input ↓ to PWM<br>I/O Change | _   | _   | 50  | ns                   | _                  |  |
| MP30               | Tfh    | Minimum Pulse Width                | 50  | —   | _   | ns                   | —                  |  |

**Note 1:** These parameters are characterized but not tested in manufacturing.



#### FIGURE 26-28: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01 SIMSAM = 0 ASAM = 0 SSRC<2:0> = 000)

#### 29.0 **PACKAGING INFORMATION**

#### 29.1 **Package Marking Information**

64-Lead QFN (9x9x0.9mm)







| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>@3<br>* | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator (e3)<br>can be found on the outer packaging for this package. |
|--------|--|--|
| Note:  | In the even<br>be carried<br>characters  | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.  |

(

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | Units            |           | MILLIMETERS | ERS  |  |  |
|--------------------------|------------------|-----------|-------------|------|--|--|
| Di                       | Dimension Limits |           | NOM         | MAX  |  |  |
| Number of Leads          | N                | 64        |             |      |  |  |
| Lead Pitch               | е                |           | 0.50 BSC    |      |  |  |
| Overall Height           | А                |           | _           | 1.20 |  |  |
| Molded Package Thickness | A2               | 0.95      | 1.00        | 1.05 |  |  |
| Standoff                 | A1               | 0.05      | -           | 0.15 |  |  |
| Foot Length              | L                | 0.45      | 0.60        | 0.75 |  |  |
| Footprint                | L1               | 1.00 REF  |             |      |  |  |
| Foot Angle               | φ                | 0°        | 3.5°        | 7°   |  |  |
| Overall Width            | E                | 12.00 BSC |             |      |  |  |
| Overall Length           | D                | 12.00 BSC |             |      |  |  |
| Molded Package Width     | E1               | 10.00 BSC |             |      |  |  |
| Molded Package Length    | D1               | 10.00 BSC |             |      |  |  |
| Lead Thickness           | С                | 0.09      | -           | 0.20 |  |  |
| Lead Width               | b                | 0.17      | 0.22        | 0.27 |  |  |
| Mold Draft Angle Top     | α                | 11°       | 12°         | 13°  |  |  |
| Mold Draft Angle Bottom  | β                | 11°       | 12°         | 13°  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B