

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFl

2 0 0 0 0 0	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256mc510at-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated – but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

### 3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts and between bit positions 0 to 16 for left shifts.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	pture Regis	er							xxxx
IC1CON	0142	_	_	ICSIDL	_	_		—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	pture Regis	er							xxxx
IC2CON	0146	-	_	ICSIDL	_	_	_		_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148		•					•	Input 3 Ca	pture Regis	er		•					xxxx
IC3CON	014A	_	—	ICSIDL	_	_		_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C								Input 4 Ca	pture Regis	er							xxxx
IC4CON	014E	_	_	ICSIDL	_	_		—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	pture Regis	er							xxxx
IC5CON	0152	_	_	ICSIDL	_	_		—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	pture Regis	er							xxxx
IC6CON	0156	_	_	ICSIDL	_	_		—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regis	er							xxxx
IC7CON	015A	_		ICSIDL	—		_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	pture Regis	er							xxxx
IC8CON	015E	_		ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000

### TABLE 4-7: INPUT CAPTURE REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

### TABLE 4-36: FUNDAMENTAL ADDRESSING MODES SUPPORTED

### 4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (register offset)
	field is shared between both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

### 4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the Data Pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 will always be directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9, and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is only available for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- · Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

### 4.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

### 4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

### 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXMCX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- 1. In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXMCX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and

three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data by blocks (or 'rows') of 64 instructions (192 bytes) at a time or by single program memory word; the user can erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


### 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

### FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



### 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., the UART Receive register and Input Capture 1 buffer) and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers, and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXMCX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

### TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INTO	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels. Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data, either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte-sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- · Automatic or manual initiation of block transfers.
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

### REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER (CONTINUED)

bit 4-3	<b>TQCKPS&lt;1:0&gt;:</b> Timer Input Clock Prescale Select bits 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value (Prescaler utilized for 16-Bit Timer mode only.)
bit 2	POSRES: Position Counter Reset Enable bit 1 = Index pulse resets position counter 0 = Index pulse does not reset position counter (Bit only applies when QEIM<2:0> = 100 or 110.)
bit 1	<b>TQCS:</b> Timer Clock Source Select bit 1 = External clock from QEA pin (on the rising edge) 0 = Internal clock (Tcy)
bit 0	<pre>UPDN_SRC: Position Counter Direction Selection Control bit<sup>(1)</sup> 1 = QEB pin state defines position counter direction 0 = Control/status bit, UPDN (QEICON&lt;11&gt;), defines Position Counter (POSxCNT) direction</pre>

Note 1: When configured for QEI mode, the control bit is a 'don't care'.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	—	DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>				
bit 15	l					1	bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN <sup>(3)</sup>	СКР	MSTEN		SPRE<2:0>(2	)	PPRE-	<1:0> <b>(2)</b>				
bit 7							bit				
Legend:											
R = Readable		W = Writable		-	nented bit, read						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
			o.1								
bit 15-13	-	nted: Read as '									
bit 12		able SCKx Pin	·	• •							
		SPI clock is disa SPI clock is ena									
bit 11	DISSDO: Dis	sable SDOx Pin	bit								
	1 = SDOx pir	n is not used by	module; pin f	functions as I/O							
	0 = SDOx pir	n is controlled b	y the module								
bit 10	MODE16: Word/Byte Communication Select bit										
		nication is word-	• • •								
bit 9		ication is byte-									
DIL 9	Master mode	Data Input Samp	Die Phase bit								
	1 = Input dat	a sampled at e									
	-	a sampled at m	iddle of data o	output time							
	SMP must be	e cleared when	SPIx is used	in Slave mode							
bit 8		lock Edge Sele									
		•		on from active o	lock state to Id	le clock state (	see bit 6)				
				on from Idle clo							
bit 7		e Select Enable		de) <sup>(3)</sup>							
		used for Slave r									
L:1 0	0 = SSx pin not used by module. Pin controlled by port function.										
bit 6	<b>CKP:</b> Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level										
			•	e state is a high							
bit 5		ster Mode Enab		C							
	1 = Master m	ode									
		loue									

- 2: Do not set both the primary and secondary prescalers to a value of 1:1.
- 3: This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL		_			_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	—	—		—		FRMDLY	—
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15		ned SPIx Supp					
bit 15	1 = Framed S	Plx support en	abled (SSx p	in used as fram	e Sync pulse ir	nput/output)	
	1 = Framed S 0 = Framed S	Plx support en Plx support dis	abled ( <del>SSx</del> p sabled		e Sync pulse ir	nput/output)	
bit 15 bit 14	1 = Framed S 0 = Framed S <b>SPIFSD:</b> Frar	Plx support en Plx support dis ne Sync Pulse	abled ( <del>SSx</del> p sabled Direction Cor		e Sync pulse ir	nput/output)	
	1 = Framed S 0 = Framed S <b>SPIFSD:</b> Frar 1 = Frame Sy	Plx support en Plx support dis ne Sync Pulse nc pulse input	abled ( <del>SSx</del> p sabled Direction Cor (slave)		e Sync pulse ir	nput/output)	
	1 = Framed S 0 = Framed S <b>SPIFSD:</b> Frar 1 = Frame Sy 0 = Frame Sy	Plx support en Plx support dis ne Sync Pulse	abled (SSx p sabled Direction Coi (slave) tt (master)		e Sync pulse ir	nput/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame Sy 0 = Frame Sy FRMPOL: Fra	Plx support en Plx support dis ne Sync Pulse nc pulse input nc pulse outpu	abled (SSx p sabled Direction Cor (slave) it (master) e Polarity bit		e Sync pulse ir	nput/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame Sy 0 = Frame Sy FRMPOL: Fra 1 = Frame Sy	Plx support en Plx support dis ne Sync Pulse nc pulse input nc pulse outpu ame Sync Puls	abled (SSx p sabled Direction Cor (slave) it (master) e Polarity bit ive-high		e Sync pulse ir	nput/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame Sy 0 = Frame Sy FRMPOL: Fra 1 = Frame Sy 0 = Frame Sy	Plx support en Plx support dis ne Sync Pulse nc pulse input nc pulse outpu ame Sync Puls nc pulse is act	abled (SSx p sabled Direction Cor (slave) It (master) e Polarity bit ive-high ive-low		e Sync pulse ir	nput/output)	
bit 14 bit 13	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame Sy 0 = Frame Sy FRMPOL: Fra 1 = Frame Sy 0 = Frame Sy Unimplemen	Plx support en Plx support dis ne Sync Pulse nc pulse input nc pulse outpu ame Sync Puls nc pulse is act nc pulse is act	abled (SSx p sabled Direction Cor (slave) it (master) e Polarity bit ive-high ive-low 0'	ntrol bit	e Sync pulse ir	nput/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame Sy 0 = Frame Sy 0 = Frame Sy 0 = Frame Sy Unimplemen FRMDLY: Fra 1 = Frame Sy	Plx support en Plx support dis ne Sync Pulse nc pulse input nc pulse outpu ame Sync Puls nc pulse is act nc pulse is act ted: Read as ' me Sync Pulse nc pulse coinci	abled (SSx p sabled Direction Cor (slave) It (master) e Polarity bit ive-high ive-low 0' e Edge Select ides with first	trol bit bit bit clock	e Sync pulse ir	nput/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame Sy 0 = Frame Sy FRMPOL: Fra 1 = Frame Sy 0 = Frame Sy Unimplemen FRMDLY: Fra 1 = Frame Sy 0 = Frame Sy	Plx support en Plx support dis ne Sync Pulse nc pulse input nc pulse outpu ame Sync Puls nc pulse is act nc pulse is act <b>ted:</b> Read as 'u me Sync Pulse nc pulse coinci nc pulse prece	abled (SSx p sabled Direction Cor (slave) It (master) e Polarity bit ive-high ive-low 0' e Edge Select ides with first cdes first bit cl	trol bit bit bit clock		nput/output)	

### REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

### REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—		—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7						•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0			
—	-	CSIDL	ABAT	_		REQOP<2:0>				
bit 15							bit			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
	OPMODE<2:0	>	_	CANCAP		_	WIN			
bit 7							bit			
Legend:		r = Reserved	bit							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at I	POR	'1' = Bit is se		ʻ0' = Bit is cle	-	x = Bit is unkr	nown			
bit 15-14	Unimpleme	nted: Read as	'O'							
bit 13	-	p in Idle Mode I								
		•		levice enters Id	le mode					
		e module opera								
bit 12		t All Pending Tr								
		ll transmit buffe will clear this bi		nsmission smissions are a	aborted					
bit 11	Reserved:	Do no use								
bit 10-8	REQOP<2:0>: Request Operation Mode bits									
	111 = Set Listen All Messages mode									
	110 = Reserved – do not use									
		rved – do not us								
		onfiguration mo sten Only Mode								
		oopback mode	5							
		isable mode								
	000 <b>= Set N</b>	ormal Operatio	n mode							
bit 7-5		2:0>: Operation								
		le is in Listen A	II Messages n	node						
	110 = Reserved									
	101 = Reserved 100 = Module is in Configuration mode									
	011 = Module is in Listen Only mode									
	010 = Module is in Loopback mode									
		001 = Module is in Disable mode 000 = Module is in Normal Operation mode								
bit 4		nted: Read as	-	ue						
bit 3	-			Capture Event	Enable bit					
bit 5		•		nessage receiv						
		CAN capture		licectage recent	•					
bit 2-1	Unimpleme	nted: Read as	'0'							
bit 0	WIN: SFR	Map Window Se	elect bit							
	1 = Use filte	r window								
	0 = Use buff									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	/-0		
F15M	SK<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	K<1:0>			
bit 15						•		bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	/-0		
F11M	SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSł	<<1:0>			
bit 7								bit C		
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-14	F15MSK<1:0	)>: Mask Sourc	e for Filter 15	bit						
		ed; do not use								
		ince Mask 2 reg								
		ince Mask 1 reg ince Mask 0 reg								
bit 13-12	-	>: Mask Sourc								
511 10 12		ed; do not use		bit						
		ince Mask 2 reg	gisters contain	n mask						
	•	ince Mask 1 reg	•							
	-	ince Mask 0 reg								
bit 11-10		>: Mask Sourc	e for Filter 13	bit						
		ed; do not use	niatora contain	maak						
		10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask								
		ince Mask 0 reg								
bit 9-8	-	>: Mask Sourc								
	11 = Reserve	ed; do not use								
		ince Mask 2 reg								
		ince Mask 1 reg								
<b>h</b> it <b>7</b> C		ince Mask 0 reg								
bit 7-6		Hask Sourced; do not use	e for Fliter 11	DIT						
		ince Mask 2 reg	nisters contain	mask						
		ince Mask 1 reg								
	00 = Accepta	ince Mask 0 reg	jisters contain	n mask						
bit 5-4	F10MSK<1:0	>: Mask Sourc	e for Filter 10	bit						
		ed; do not use								
		<ul><li>10 = Acceptance Mask 2 registers contain mask</li><li>01 = Acceptance Mask 1 registers contain mask</li></ul>								
	•	ince Mask 1 reg	•							
bit 3-2		: Mask Source								
511 0 2		ed; do not use								
		ince Mask 2 reg	gisters contain	n mask						
	01 = Accepta	ince Mask 1 reg	gisters contain	n mask						
	-	ince Mask 0 reg								
bit 1-0		: Mask Source	for Filter 8 bit	İ						
		ed; do not use	1.1							
		ince Mask 2 reg								
		ince Mask 1 reg								
		ince Mask 0 reg	JISICIS CUITAIL	masn						

### REGISTER 21-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

### 22.4 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
  - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
  - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/ AD1CSSH registers starts over from the beginning.
  - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

### 22.5 ADC Resources

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546066

### 22.5.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHONB	_	_			CH0SB<4:03	>	
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		_			CH0SA<4:0>	(1)	
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-13 bit 12-8	<b>Unimplemented:</b> Read as '0' <b>CH0SB&lt;4:0&gt;:</b> Channel 0 Positive Input Select for Sample B bits Same definition as bit<4:0>.						
bit 7	CH0NA: Channel 0 Negative Input Select for Sample A bit 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREF-						
bit 6-5	Unimpleme	nted: Read as 'o	)'				
bit 4-0	11111 = Cha 11110 = Cha	>: Channel 0 Po annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	input is AN31 input is AN30 input is AN2 input is AN1	elect for Sample	e A bits <sup>(1)</sup>		

### REGISTER 22-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER

Note 1: ADC2 can only select AN0-AN15 as positive inputs.

DC CHARACT	ERISTICS		(unless oth	perating Co erwise state emperature	<b>d)</b> -40°C ≤ Ta ≤	V to 3.6V ≤ +85°C for Industrial +125°C for Extended		
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Мах	Units	Conditions				
Power-Down	Current (IPD) <sup>(</sup>	1)						
DC60d	50	200	μA	-40°C				
DC60a	50	200	μA	+25°C	3.3V	Base Power-Down Current <sup>(3)</sup>		
DC60b	200	500	μA	+85°C	3.3V	base Fower-Down Currenter		
DC60c	600	1000	μA	+125°C				
DC61d	8	13	μΑ	-40°C				
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ∆IwDT <sup>(3)</sup>		
DC61b	12	20	μA	+85°C		Watchdog Timer Current: AlwD107		
DC61c	13	25	μA	+125°C				

### TABLE 26-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** IPD (Sleep) current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)</li>


· CLKO is configured as an I/O input pin in the Configuration word

• All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules except the ADC are disabled (PMDx bits are all '1's). The following ADC settings are enabled for each ADC module (ADCx) prior to executing the PWRSAV instruction: ADON = 1, VCFG = 1, AD12B = 1 and ADxMD = 0.

• VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)

- RTCC is disabled.
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.



				(unles	OCK TIMING REQUIREMENTSStandard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Character	haracteristic <sup>(1)</sup>		Min	Тур	Max	Units	Conditions	
TQ10	TtQH	TQCK High Time	Synchronous, with prescaler		Tcy + 20	—	_	ns	Must also meet parameter TQ15	
TQ11	TtQL	TQCK Low Time	Synchronous, with prescaler		Tcy + 20	—	—	ns	Must also meet parameter TQ15	
TQ15	TtQP	TQCP Input Period	Synchronous, with prescaler		2 * Tcy + 40	_	—	ns	—	
TQ20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		lock	0.5 Tcy		1.5 TCY	_	—	

 TABLE 26-31:
 QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS


Note 1: These parameters are characterized but not tested in manufacturing.

# FIGURE 26-26: CAN MODULE I/O TIMING CHARACTERISTICS

### TABLE 26-42: ECAN™ TECHNOLOGY MODULE I/O TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$				$T_A \leq +85^{\circ}C$ for Industrial
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
CA10	TioF	Port Output Fall Time		_	_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—	_	_	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120	_		ns	—

**Note 1:** These parameters are characterized but not tested in manufacturing.



# FIGURE 26-29:ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01,<br/>SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

### APPENDIX B: REVISION HISTORY

### Revision A (May 2009)

This is the initial released version of the document.

### **Revision B (October 2009)**

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

### TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Digital Signal Controllers (up to 256 KB Flash and 30 KB SRAM) with Motor Control and Advanced Analog"	Added information on high temperature operation (see <b>"Operating Range:</b> ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2</b> " <b>Open-Drain Configuration</b> ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 22-1).
Section 23.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in <b>Section 23.1 "Configuration Bits"</b> .
	Updated the Device Configuration Register Map (see Table 23-1).
Section 26.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 26-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 26-40).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 26-17).
	Updated the Internal LPRC Accuracy parameters (see Table 26-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a, AD24a, AD23b, and AD24b (see Table 26-46).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23c, AD24c, AD23d, and AD24d (see Table 26-46).
Section 27.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

### Е

ECAN Module
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)55
ECAN1 Register Map (C1CTRL1.WIN = 0)
ECAN1 Register Map (C1CTRL1.WIN = 1)56
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)58
ECAN2 Register Map (C2CTRL1.WIN = 0)
ECAN Technology
Frame Types217
Modes of Operation219
Overview
Electrical Characteristics
AC
Enhanced CAN Module217
Equations
Device Operating Frequency144
Fosc Calculation144
Programming Time74
XT with PLL Mode145
Errata11

### F

Flash Program Memory	73
Control Registers	
Operations	
Programming Algorithm	76
RTSP Operation	74
Table Instructions	
Flexible Configuration	
FSCM	
Delay for Crystal and PLL Clock Sources	
Device Resets	
<b>^</b>	

### G

Getting Started with 16-Bit DSCs	19

### н

High Temperature Electrical Characteristics	
I	
I/O Ports	
Parallel I/O (PIO)	
Write/Read Timing	
I <sup>2</sup> C	
Operating Modes	
I <sup>2</sup> C Module	
I2C1 Register Map	
I2C2 Register Map	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	259, 266
Input Capture	
Registers	174
Input Change Notification Module	
Instruction Addressing Modes	63
File Register Instructions	63
Fundamental Modes Supported	64
MAC Instructions	64
MCU Instructions	63
Move and Accumulator Instructions	64
Other Instructions	64
Instruction Set	
Overview	270
Summary	

Instruction-Based Power-Saving Modes	
Idle	
Sleep	153
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx	
INTCON2	
INTTREG	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable	
Interrupt Service Routine (ISR)	
Trap Service Routine	
Interrupt Vector Table (IVT)	. 85
Interrupts Coincident with Power Save Instructions	154
J	
JTAG Boundary Scan Interface	259
M	
Memory Organization	. 35
Microchip Internet Web Site	369
Migration	357
Modes of Operation	
Disable	219
Initialization	219
Listen All Messages	219
Listen Only	219
Loopback Mode	219
Normal Operation	219
Modulo Addressing	. 64
Applicability	
Operation Example	. 65
Start and End Address	
W Address Register Selection	
Motor Control PWM	179
Motor Control PWM Module	
8-Output Register Map	. 49
MPLAB ASM30 Assembler, Linker, Librarian	276
MPLAB Integrated Development	
Environment Software	275
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	276
Ν	

NVM Module	
Register Map	
0	
Open-Drain Configuration	
Output Compare	
Modes	176

### Ρ

-	
Packaging	3
Details	5
Marking	
Peripheral Module Disable (PMD)	

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

### ISBN: 978-1-62076-343-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.