

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	30K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256mc710a-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJXXXMCX06A/X08A/X10A DEVICES WITH 16-Kbyte RAM



IABLE 4-	-8:	OUTPU			EGISI		P											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	put Compa	re 1 Second	lary Register	r						xxxx
OC1R	0182		Output Compare 1 Register								xxxx							
OC1CON	0184	_	_	OCSIDL	_	-	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186		Output Compare 2 Secondary Register								xxxx							
OC2R	0188								Output C	ompare 2 R	egister							xxxx
OC2CON	018A		—	OCSIDL	—	—	—	—	_	—	_	—	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	tput Compa	re 3 Second	lary Registe	r						xxxx
OC3R	018E								Output C	ompare 3 R	egister							xxxx
OC3CON	0190	_	_	OCSIDL	_	-	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Out	tput Compa	re 4 Second	lary Registe	r						xxxx
OC4R	0194								Output C	ompare 4 R	egister							xxxx
OC4CON	0196		—	OCSIDL	—	—	—	—	—	—	_		OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Out	tput Compa	re 5 Second	lary Register	r						xxxx
OC5R	019A								Output C	ompare 5 R	egister							xxxx
OC5CON	019C		—	OCSIDL	—	—	—	—	—	—	_		OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	tput Compa	re 6 Second	lary Register	r						xxxx
OC6R	01A0								Output C	ompare 6 R	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	tput Compa	re 7 Second	lary Register	r						xxxx
OC7R	01A6								Output C	ompare 7 R	egister							xxxx
OC7CON	01A8	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Out	put Compa	re 8 Second	lary Register	r						xxxx
OC8R	01AC								Output C	ompare 8 R	egister							xxxx
OC8CON	01AE	—	—	OCSIDL	—	-	_	—	—	-	_	_	OCFLT	OCTSEL		OCM<2:0>		0000

_ . _ . E 4 0 AUTOUT AANDA DE DEALATED MAD

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. dsPIC33FJXXXMCX06A/X08A/X10A

TABLE 4-22:	ECAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 (CONTINUED)
--------------------	---

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C	SID<10:3>					SID<2:0> — EXIDE — EID<17:16>						xxxx					
C1RXF11EID	046E				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID<	:10:3>	SID<2:0> — EXIDE — EID<17:16>						7:16>	xxxx				
C1RXF12EID	0472	EID<15:8>						EID<7:0>								xxxx		
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	:15:8>							EID<	7:0>				xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/SO-0(1)	R/W-0(1)	R/W-0(1)	U-0	U-0	U-0	IJ-0	U-0
WR	WREN	WRERR	_	_		_	_
bit 15							bit 8
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—		NVMOP	9<3:0> (2)	
bit 7							bit 0
Legend:		SO = Settable	e Only bit				
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	IT POR	'1' = Bit is set		0' = Bit is cle	eared	x = Bit is unki	nown
hit 15	WP · Write Co	ntrol bit					
DIL 15	1 = Initiates a	a Flash memor	v program or	erase operati	on The operatio	on is self-timed	l and the hit is
	cleared b	y hardware on	ce operation	is complete			
	0 = Program	or erase opera	tion is compl	ete and inactiv	e		
bit 14	WREN: Write	Enable bit					
	1 = Enable F	lash program/e	rase operatio	ons			
	0 = Inhibit Fla	ash program/er	ase operation	ns			
bit 13	WRERR: Writ	te Sequence E	rror Flag bit				
	1 = An impro	per program or cally on any se	erase seque	ence attempt, o	r termination ha	s occurred (bit	is set
	0 = The prog	ram or erase o	peration com	pleted normall	v		
bit 12-7	Unimplemen	ted: Read as ')'		,		
bit 6	ERASE: Eras	e/Program Ena	able bit				
	1 = Perform 1 0 = Perform 1	the erase operative the program operation of the second seco	ation specifie	d by NVMOP<: fied by NVMOI	3:0> on the next P<3:0> on the ne	WR command ext WR comma	1 and
bit 5-4	Unimplemen	ted: Read as ')'				
bit 3-0	NVMOP<3:0>	NVM Operat	ion Select bit	S ⁽²⁾			
	If ERASE = 1	:					
	1111 = Memo	ory bulk erase	operation				
	1110 = Rese	rved	aant				
	1101 = Elase	Secure Seam	ent				
	1011 = Rese	rved					
	0011 = No o p	peration					
	0010 = Memo	ory page erase	operation				
	0001 = NOOP	eration e a single Confi	ouration regis	ster byte			
			<u>g</u>				
	$\frac{\text{If ERASE} = 0}{1111} = \text{No or}$: eration					
	1110 = Rese	rved					
	1101 = No op	peration					
	1100 = No op	peration					
	1011 = Rese	rved					
	0011 = Memore	ory word progra	am operation				
	0010 = N000	The realition of the second se	n operation				
	0000 = Progr	am a single Co	nfiguration re	egister byte			
Note 1: T	hese bits can onl	y be reset on P	OR.	-			

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	U2TXIF: UAF	RT2 Transmitte	r Interrupt Fla	g Status bit			
	1 = Interrupt i	request has oc	curred				
	0 = Interrupt i	request has no	toccurred	o			
bit 14	U2RXIF: UAF	RI2 Receiver In	nterrupt Flag	Status bit			
	1 = Interrupt	request has oc	t occurred				
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status b	it			
	1 = Interrupt i	request has oc	curred				
	0 = Interrupt i	request has no	t occurred				
bit 12	T5IF: Timer5	Interrupt Flag	Status bit				
	1 = Interrupt i	request has oc	curred				
		request has no	t occurred				
bit 11	14IF: Timer4	Interrupt Flag	Status bit				
	1 = Interrupt i 0 = Interrupt i	request has oc request has no	currea t occurred				
bit 10	OC4IF: Outpu	ut Compare Ch	annel 4 Interr	upt Flag Status	s bit		
	1 = Interrupt i	request has oc	curred	1 0			
	0 = Interrupt i	request has no	t occurred				
bit 9	OC3IF: Outpu	ut Compare Ch	annel 3 Interr	upt Flag Statu	s bit		
	1 = Interrupt i	request has oc	curred				
h it 0		request has no	t occurred			L.:.	
DIL 8		A Channel 2 D		Jompiele inten	rupt Flag Status	DIL	
	0 = Interrupt i	request has no	t occurred				
bit 7	IC8IF: Input C	Capture Chann	el 8 Interrupt	Flag Status bit			
	1 = Interrupt i	request has oc	curred	-			
	0 = Interrupt i	request has no	t occurred				
bit 6	IC7IF: Input C	Capture Chann	el 7 Interrupt	Flag Status bit			
	1 = Interrupt i	request has oc	curred				
h # C		request has no			- hit		
DIT 5	ADZIF: ADC2		omplete inter	rupt Flag Statu	IS DI		
	1 = Interrupt i 0 = Interrupt i	request has oc	t occurred				
bit 4	INT1IF: Exter	nal Interrupt 1	Flag Status b	it			
-	1 = Interrupt i	request has oc	curred				
	0 = Interrupt i	request has no	t occurred				

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3 (CONTINUED)

- bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 T7IF: Timer7 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

bit 1	SI2C2IE: I2C2 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

- bit 0 T7IE: Timer7 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
	_	—	_		LSTCH	H<3:0>	
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	Unimplement	ted: Read as ')'				
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active b	oits			
	1111 = No DN	MA transfer has	s occurred sin	ice system Res	set		
	1110-1000 =	Reserved		appol 7			
	0111 = Last d	lata transfer wa	as by DMA Cr as by DMA Ch	nannel 6			
	0101 = Last d	lata transfer wa	as by DMA Ch	nannel 5			
	0100 = Last d	lata transfer wa	as by DMA Ch	nannel 4			
	0011 = Last d	lata transfer wa	as by DMA Ch as by DMA Ch	nannel 3			
	00010 = Last d	lata transfer wa	as by DMA Cr as by DMA Cr	nannel 1			
	0000 = Last d	lata transfer wa	as by DMA Ch	nannel 0			
bit 7	PPST7: Chan	inel 7 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA7STE 0 = DMA7STA	B register select A register select	ted ted				
bit 6	PPST6: Chan	inel 6 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA6STE	3 register selec	ted				
	0 = DMA6STA	A register selec	ted				
bit 5	PPST5: Chan	inel 5 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA5STE	B register selec	ted				
bit 4	0 - DIVIASSTA	nol 4 Ding Dor	ueu na Modo Statu	ic Elog bit			
DIL 4	1 = DMA4STE	R register selec	iy Moue Slalu Itad	is Flag bit			
	0 = DMA4STA	A register selec	ted				
bit 3	PPST3: Chan	inel 3 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA3STE	3 register selec	ted	C C			
	0 = DMA3STA	A register selec	ted				
bit 2	PPST2: Chan	inel 2 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA2STE 0 = DMA2STA	B register selec A register selec	ted ted				
bit 1	PPST1: Chan	nel 1 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA1STE	B register selec	ted				
h : 4 O		A register selec		- F I 511			
U JIQ		inei u Ping-Por	ig iviode Statu	is Flag bit			
	$\perp = DIVIAUSTE0 = DMA0STA$	⊃ ופטוצופר selec A register selec	ted				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_		_	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			TUN	<5:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as 'd)'				
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾				
	011111 = Ce	nter frequency	+ 11.625% (8	.23 MHz)			
	011110 = Ce	nter frequency	+ 11.25% (8.2	20 MHz)			
	•						
	•						
	•	ntor froquonov	+ 0 2750/ /7				
	000001 = Ce	nter frequency	(7.37 MHz nd	minal)			
	111111 = Ce	nter frequency	– 0.375% (7.	345 MHz)			
	•						
	•						
	•						
	100001 = Ce 100000 = Ce	nter frequency nter frequency	– 11.625% (6 – 12% (6.49	.52 MHz) MHz)			

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽²⁾

- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	SPI1MD: SPI1 Module Disable bit
	1 = SPI1 module is disabled
	0 = SPI1 module is enabled
bit 2	C2MD: ECAN2 Module Disable bit
	1 = ECAN2 module is disabled
	0 = ECAN2 module is enabled
bit 1	C1MD: ECAN1 Module Disable bit
	1 = ECAN1 module is disabled
	0 = ECAN1 module is enabled
bit 0	AD1MD: ADC1 Module Disable bit ⁽¹⁾
	1 = ADC1 module is disabled
	0 = ADC1 module is enabled

Note 1: The PCFGx bits have no effect if the ADC module is disabled by setting this bit. In this case, all port pins multiplexed with ANx will be in Digital mode.

REGISTER 16-7: PxDTCON1: PWMx DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
DTBF	°S<1:0>			DTE	3<5:0>						
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
DTAP	PS<1:0>			DTA	\<5:0>						
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-14	bit 15-14 DTBPS<1:0>: Dead-Time Unit B Prescale Select bits 11 = Clock period for Dead-Time Unit B is 8 Tcy 10 = Clock period for Dead-Time Unit B is 4 Tcy 01 = Clock period for Dead-Time Unit B is 2 Tcy 00 = Clock period for Dead-Time Unit B is Tcy										
bit 13-8	DTB<5:0>: U	Insigned 6-Bit [Dead-Time Va	lue for Dead-Ti	ime Unit B bits						
bit 7-6 bit 5-0	DTAPS<1:0> 11 = Clock pe 10 = Clock pe 01 = Clock pe 00 = Clock pe DTA<5:0>:11	: Dead-Time U eriod for Dead- eriod for Dead- eriod for Dead- eriod for Dead- eriod for Dead-	nit A Prescale Time Unit A is Time Unit A is Time Unit A is Time Unit A is Dead-Time Va	e Select bits 8 Tcy 4 Tcy 2 Tcy 5 Tcy lue for Dead-Ti	ime l Init A hits						
				Inc Ioi Deau-II							

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI include the following:

- Three input channels for two phase signals and an index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-Bit Timer/Counter mode
- · Quadrature Encoder Interface interrupts

The QEI module's operating mode is determined by setting the appropriate bits, QEIM<2:0> (QEIxCON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.





REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15		Į					bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0
Legend:		U = Unimplen	nented bit, rea	d as '0'			
R = Readable	bit	W = Writable	bit	HS = Hardwai	re Settable bit	HC = Hardwar	e Clearable bit
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	I2CEN: I2Cx	Enable bit					
	1 = Enables t	the I2Cx modu	le and configu	res the SDAx a	and SCLx pins a	as serial port pir	IS
bit 14		ted. Pead as	1e. Απτ C ···· p · ₀ '			10115.	
bit 13		n in Idle Mode	hit				
bit 10	1 = Discontin	ue module ope	eration when d	evice enters a	n Idle mode		
	0 = Continue	module opera	tion in Idle mo	de			
bit 12	SCLREL: SC	Lx Release Co	ontrol bit (whe	n operating as	l ² C slave)		
	1 = Release	SCLx clock					
	0 = Hold SCL	x clock low (cl	ock stretch)				
	$\frac{\text{If STREN} = 1}{\text{Rit is R/W} (i e)}$	<u>:</u> software ma	av write '0' to in	nitiate stretch a	and write '1' to n	elease clock) F	lardware clear
	at beginning	of slave transn	nission. Hardw	are clear at en	d of slave recep	otion.	
	If STREN = 0) <u>:</u>					
	Bit is R/S (i.e	., software mag	y only write '1'	to release cloo	ck). Hardware c	lear at beginnin	g of slave
bit 11		lligant Darinha	ral Managama	nt Intorfago (IE	MI) Enable bit		
		ligent Penphe le is enabled: :	all addresses		nii) Enable bit		
	0 = IPMI mod	le disabled		lonnowicagea			
bit 10	A10M: 10-Bit	Slave Addres	s bit				
	1 = I2CxADD	is a 10-bit sla	ve address				
	0 = I2CxADD	is a 7-bit slav	e address				
bit 9	DISSLW: Dis	able Slew Rat	e Control bit				
	1 = Slew rate 0 = Slew rate	control disable	ed ed				
bit 8	SMEN: SMB	us Input Levels	s bit				
	1 = Enable I/	O pin threshold	ds compliant w	vith SMBus spe	ecification		
	0 = Disable S	MBus input th	resholds				
bit 7	GCEN: Gene	eral Call Enable	e bit (when ope	erating as I ² C s	slave)		
	1 = Enable in	nterrupt when	a general call	address is rec	eived in the I2C	xRSR (module	is enabled for
	<pre>receptior 0 = General</pre>	1) call address di	isahled				
bit 6	STRFN SCI	x Clock Stretc	h Enable hit (w	hen operating	as l ² C slave)		
5100	Used in coniu	unction with the	e SCLREL bit.	on operating			
	1 = Enable so	oftware or rece	eive clock stret	ching			
	0 = Disable s	oftware or rece	eive clock stret	tching			

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT			
bit 15				·			bit 8			
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
bit 7				·			bit 0			
Legend:		HC = Hardwar	re Clearable	bit C = Clearable bit						
R = Readable bit		W = Writable I	oit	U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
 bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits Reserved; do not use Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result the transmit buffer becomes empty Interrupt when the last character is shifted out of the Transmit Shift Register; all transmore operations are completed Interrupt when a character is transferred to the Transmit Shift Register (this implies there is least one character open in the transmit buffer) bit 14 UTXINV: Transmit Polarity Inversion bit If IREN = 0: I = UxTX Idle state is '0' UTXX Idle state is '1' If IREN = 1: I = IrDA[®] encoded UxTX Idle state is '1' 						nd as a result, er; all transmit lies there is at				
bit 12	Unimplemented: Read as '0'									
bit 11	UTXBRK: Tra	ansmit Break bi	t							
	1 = Send Syn cleared b 0 = Sync Bre	nc Break on nex by hardware upo eak transmission	t transmission on completion disabled or	on – Start bit, fo n [.] completed	llowed by twelve	∋ '0' bits, follow	ed by Stop bit;			
bit 10	UTXEN: Tran	ismit Enable bit	(1)							
	1 = Transmit 0 = Transmit controlled	enabled, UxTX disabled, any d by port.	pin controlle pending tra	ed by UARTx ansmission is a	aborted and the	e buffer is res	set. UxTX pin			
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)						
	1 = Transmit	buffer is full								
	0 = Transmit	buffer is not ful	I, at least on	e more charact	er can be writte	n				
bit 8	TRMT: Transi	mit Shift Registe	er Empty bit	(read-only)						
	1 = Iransmit	Shift Register	is empty ar	nd the transmit	buffer is empt	y (the last trar	nsmission has			
	0 = Transmit	Shift Register i	s not empty,	a transmission	is in progress of	or queued				
Note 1: Re	Note 1: Refer to Section 17 "ILART" (DS70188) in the "dsPIC33E/PIC24H Family Reference Manual" for									

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

23.4 Watchdog Timer (WDT)

For dsPIC33FJXXXMCX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instruction	ons			
	clear the prescaler and postscaler counts				
	when executed.				

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.







TABLE 26-35:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.4V to 3.6V (unless otherwise stated)				
			$\begin{array}{ll} Operating \ temperature & -40^{\circ}C \leq TA \leq +85^{\circ}C \ for \ Industrial \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ for \ Extended \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions
SP10	TscP	Maximum SCK Frequency	—	—	10	MHz	-40°C to +125°C and see Note 3
SP20	TscF	SCKx Output Fall Time	—	—		ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time				ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time				ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

TABLE 26-39:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.4V to 3.6V (unless otherwise stated) Operating temperature -40°C < TA < +85°C for Industrial				
			oporating to	nporatai	-40°	$C \le TA \le$	+125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—		-	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		-	ns	_
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		_	ns	_
SP51	TssH2doZ	SSx	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

APPENDIX B: REVISION HISTORY

Revision A (May 2009)

This is the initial released version of the document.

Revision B (October 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Digital Signal Controllers (up to 256 KB Flash and 30 KB SRAM) with Motor Control and Advanced Analog"	Added information on high temperature operation (see " Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 22-1).
Section 23.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 23.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 23-1).
Section 26.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 26-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 26-40).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 26-17).
	Updated the Internal LPRC Accuracy parameters (see Table 26-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a, AD24a, AD23b, and AD24b (see Table 26-46).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23c, AD24c, AD23d, and AD24d (see Table 26-46).
Section 27.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.