

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	30K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256mc710at-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXMCX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- 1. In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXMCX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and

three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data by blocks (or 'rows') of 64 instructions (192 bytes) at a time or by single program memory word; the user can erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF			
bit 7					I		bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15	T6IF: Timer6	Interrupt Flag	Status bit							
		request has oc request has no								
bit 14		•		Complete Interi	rupt Flag Status	bit				
		request has oc request has no		·						
bit 13		ted: Read as '								
bit 12	OC8IF: Outpu	ut Compare Ch	annel 8 Interr	upt Flag Status	s bit					
		request has oc request has no								
bit 11	OC7IF: Outpu	C7IF: Output Compare Channel 7 Interrupt Flag Status bit								
		= Interrupt request has occurred								
		0 = Interrupt request has not occurred								
bit 10	OC6IF: Output Compare Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has oc request has no								
bit 9	OC5IF: Output Compare Channel 5 Interrupt Flag Status bit									
		request has oc request has no								
bit 8	•	Capture Chann		-lag Status hit						
bit o	1 = Interrupt	request has oc request has no	curred	lag Status bit						
bit 7	•	Capture Chann		-lao Status bit						
	•	request has oc	•							
		request has no								
bit 6	IC4IF: Input C	Capture Chann	el 4 Interrupt I	-lag Status bit						
		request has oc								
bit 5	-	request has no Capture Chann		- Elaa Status hit						
bit 5	1 = Interrupt	request has oc request has no	curred	ay status bit						
bit 4	•	•		omnlete Inter	rupt Flag Status	hit				
	1 = Interrupt	request has oc request has no	curred		apting Status	JA				
bit 3	-	l Event Interrup		bit						
Sit U		request has oc	-							
		request has no								

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
FLTAIF	—	DMA5IF		_	QEIIF	PWMIF	C2IF				
bit 15		•		÷			bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF				
bit 7						0.202	bit C				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown				
bit 15	FLTAIF: PWN	/ Fault A Interr	upt Flag Statu	us bit							
		request has oc									
	•	request has no									
bit 14	-	ted: Read as '									
bit 13				Complete Interr	rupt Flag Status	bit					
		request has oco request has not									
bit 12-11	•	ted: Read as '									
bit 10	-	vent Interrupt F									
		request has oc	0								
		request has not									
bit 9	PWMIF: PWN	PWMIF: PWM Interrupt Flag Status bit									
		request has occ request has not									
bit 8	C2IF: ECAN2	C2IF: ECAN2 Event Interrupt Flag Status bit									
	•	= Interrupt request has occurred									
	0 = Interrupt r	request has not	occurred								
bit 7		C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit									
	 Interrupt request has occurred Interrupt request has not occurred 										
bit 6	-	nal Interrupt 4		it							
		request has oc	-	it.							
		request has not									
bit 5	INT3IF: Exter	INT3IF: External Interrupt 3 Flag Status bit									
		request has oc									
	-	request has not									
bit 4		Interrupt Flag									
	•	request has oco request has not									
bit 3	-	Interrupt Flag									
		request has oc									
	•	request has not									
bit 2	MI2C2IF: I2C	2 Master Even	ts Interrupt FI	ag Status bit							
		request has oc									
	0 = Interrupt r	request has not	occurred								

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

R/W-0 U-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 FLTAIE DMA5IE ____ QEIIE **PWMIE** C2IE ____ ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 C2RXIE INT4IE INT3IE T9IE T8IE MI2C2IE SI2C2IE T7IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 FLTAIE: PWM Fault A Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 14 Unimplemented: Read as '0' bit 13 DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-11 Unimplemented: Read as '0' bit 10 **QEIIE:** QEI Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 **PWMIE:** PWM Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 **T9IE:** Timer9 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 **T8IE:** Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	_	—	—	—	—	_			
bit 15			•	•			bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	FLTBIE			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15-8 bit 7	•	ted: Read as '		nterrunt Enabl	e hit					
bit 7	C2TXIE: ECA	N2 Transmit D	ata Request li	nterrupt Enable	e bit					
		request enable request not ena								
bit 6	C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit									
		request enable request not ena								
bit 5	DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit									
		request enable request not ena								
bit 4	DMA6IE: DM	A Channel 6 D	ata Transfer C	complete Enab	le Status bit					
		request enable request not ena								
bit 3	Unimplemen	ted: Read as '	0'							
bit 2	U2EIE: UART	Γ2 Error Interru	pt Enable bit							
		request enable								
bit 1	•	 0 = Interrupt request not enabled U1EIE: UART1 Error Interrupt Enable bit 								
	1 = Interrupt ı	request enable request not ena	d							
bit 0	•	V Fault B Interr								
-	ו = Interrupt ו	request enable request not ena	d							

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—		DMA1IP<2:0>	
		bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		AD1IP<2:0>		—		U1TXIP<2:0>	
bit 7							bit
Legend:							
-	le bit	W = Writable	bit	U = Unimplei	mented bit. rea	d as '0'	
				-			nown
bit 15-11	Unimpleme	nted: Read as 'o	o'				
bit 10-8	DMA1IP<2:0	0>: DMA Channe	el 1 Data Tra	nsfer Complete	e Interrupt Prior	ity bits	
	111 = Interru	upt is priority 7 (I	highest priori	ty interrupt)	-	-	
	•						
	•						
			abled				
bit 7		-					
bit 6-4	-			e Interrupt Prio	rity bits		
				-	-		
	•						
	•						
	001 = Interru	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	כי				
bit 2-0	U1TXIP<2:0	>: UART1 Trans	smitter Interru	upt Priority bits			
	111 = Interru	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis					

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

NOTES:

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	IRQSEL6 ⁽²⁾	IRQSEL5(2)	IRQSEL4 ⁽²⁾	IRQSEL3(2)	IRQSEL2 ⁽²⁾	IRQSEL1(2)	IRQSEL0(2)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FORCE:** Force DMA Transfer bit⁽¹⁾

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected
bit 2	 0 = No write collision detected XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FAOV4H	FAOV4L	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15							bit 8
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTAM	0-0	0-0	0-0	FAEN4	FAEN3	FAEN2	FAEN1
bit 7	—	_		FALIN4	FAENS	FALINZ	bit C
							DILC
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7 bit 6-4	0 = The Fault	t A input pin fur	ches all contro			ed in FLTACON	√<15:8>
bit 3	1 = PWM4H/ 0 = PWM4H/	t Input A Enabl PWM4L pin pai PWM4L pin pai	r is controlled r is not contro				
bit 2	1 = PWM3H/	t Input A Enabl PWM3L pin pai PWM3L pin pai	r is controlled				
bit 1	1 = PWM2H/	t Input A Enabl PWM2L pin pai PWM2L pin pai	r is controlled				
bit 0	1 = PWM1H/	t Input A Enabl PWM1L pin pai PWM1L pin pai	r is controlled				

REGISTER 16-9: PxFLTACON: PWMx FAULT A CONTROL REGISTER

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15	-						bit 8				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7	OTTLEN	AGIND I	AUNEN	ROLIN		ROLIN	bit				
Legend:		U = Unimpler	mented bit, rea	d as '0'							
R = Readable	e bit	W = Writable	bit	HS = Hardwar	e Settable bit	HC = Hardwar	e Clearable bi				
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15	12CEN: 12Cx	(Enable bit									
DIL 15			le and configu	res the SDAX	and SCI v nine	as serial port pir	16				
					ed by port func		15				
bit 14	Unimpleme	nted: Read as	' 0 '								
bit 13	I2CSIDL: St	op in Idle Mode	e bit								
			eration when d ition in Idle mo		n Idle mode						
bit 12					I ² C slave)						
		SCLREL: SCLx Release Control bit (when operating as I ² C slave) 1 = Release SCLx clock									
		Lx clock low (c	lock stretch)								
	If STREN =	1:									
						elease clock). H	lardware clea				
			nission. Hardw	are clear at en	d of slave rece	ption.					
	If STREN =		v oply write '1'	to rologgo clo	k) Hardwara a	lear at beginnin	a of clavo				
	transmission				sk). Haluwale c	acar at beginnin	y of slave				
bit 11	IPMIEN: Inte	elligent Periphe	ral Manageme	nt Interface (IF	MI) Enable bit						
	1 = IPMI mo	de is enabled;	all addresses A	Acknowledged	·						
	0 = IPMI mo	de disabled									
bit 10	A10M: 10-B	it Slave Addres	s bit								
		D is a 10-bit sla D is a 7-bit slav									
bit 9		sable Slew Rat									
		e control disabl									
		e control enabl									
bit 8		Bus Input Level									
		/O pin threshol SMBus input th	ds compliant w iresholds	ith SMBus spe	ecification						
bit 7	GCEN: Gen	eral Call Enabl	e bit (when ope	erating as I ² C s	slave)						
	1 = Enable receptio	-	a general call	address is rec	eived in the I20	CxRSR (module	is enabled for				
		l call address d	isabled								
bit 6	STREN: SC	Lx Clock Streto	h Enable bit (w	hen operating	as l ² C slave)						
		unction with th		. 0	,						
			eive clock strete eive clock stret								

20.3 UART Control Registers

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾	_	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>		
bit 15							bit 8		
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL		
bit 7							bit C		
Legend:		HC = Hardwa	re Clearable k	nit					
R = Readable	hit	W = Writable			mented bit, read	l as '0'			
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	0.470		
	OR	I - DILIS SEL			aleu		OWIT		
bit 15	UARTEN: UA	RTx Enable bi	t(1)						
	1 = UARTx is	s enabled: all L	JARTx pins are	e controlled by	UARTx as defi	ned by UEN<1:	0>		
	0 = UARTx is				port latches; L				
	minimal		- 1						
bit 14	•	ted: Read as '							
bit 13	USIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode.								
					dle mode.				
bit 12	 0 = Continue module operation in Idle mode IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ 								
		oder and deco		e bit					
		oder and deco							
bit 11	RTSMD: Mode Selection for $\overline{\text{UxRTS}}$ Pin bit								
		in in Simplex n							
	$0 = \overline{\text{UxRTS}} p$	in in Flow Con	trol mode						
bit 10	Unimplemen	ted: Read as '	0'						
bit 9-8	UEN<1:0>: UARTx Enable bits								
					d; UxCTS pin c	ontrolled by por	t latches		
		UxRX, UxCTS			d and used ed; UxCTS pin	controlled by pr	ort latches		
					JxRTS/BCLK pi				
bit 7	WAKE: Wake	-up on Start bi	t Detect Durin	g Sleep Mode	Enable bit	-			
	1 = UARTx w	vill continue to	sample the U>	RX pin. Interru	upt generated o	n the falling edg	ge; bit cleared		
	in hardwa	are on the follo							
	0 = No wake	•							
bit 6		RTx Loopback		bit					
		oopback mode k mode is disal							
bit 5	-	p-Baud Enable							
DIL D				e next charact	er – requires re	ception of a Svr	nc field (0x55)		
					-				
	belore of	her data; clear	ed in nardwar	e upon comple					
		her data; clear e measuremen							
	0 = Baud rate	e measuremen	t disabled or o (DS70188) i	completed n the <i>"dsPIC</i> 3	33F/PIC24H Fa	mily Reference	e <i>Manual"</i> fo		

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on the UxRSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on the UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	$0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will resetthe receiver buffer and the UxRSR to the empty state.$
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

REGISTER 21-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11BP<3:0>			F10BP<3:0>					
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP	<3:0>			F8B	P<3:0>		
bit 7							bit	
Legend:								
R = Readable	∍ hit	W = Writable	bit	U = Unimplen	nented hit rea	nd as '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	าดพท	
				0 2000 000				
bit 15-12	F11BP<3:0>	: RX Buffer Writ	tten when Fill	er 11 Hits bits				
		hits received in		-				
		hits received in	n RX Buffer 1	4				
	•							
	•							
	0001 = Filter	hits received ir	n RX Buffer 1					
	0000 = Filter	hits received in	n RX Buffer 0					
bit 11-8		: RX Buffer Wri						
		hits received ir hits received ir		-				
	•		Hov Builder 1	•				
	•							
	•							
		hits received in hits received in						
bit 7-4		RX Buffer Writt						
		hits received ir hits received ir		-				
	•		Hov Builder 1	•				
	•							
	•							
		hits received in hits received in						
bit 3-0	F8BP<3:0>:	RX Buffer Writt	en when Filte	er 8 Hits bits				
		hits received in						
	1110 = Filter	hits received ir	n RX Buffer 1	4				
	•							
	•							
	0001 = Filter	hits received ir	n RX Buffer 1					




FIGURE 26-12: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

TABLE 26-30: QEI INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS) 40°C ≤ T.	a≤ +85°	. 6∨ C for Industrial C for Extended
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
TQ50	TqiL	Filter Time to Recognize Low with Digital Filter		3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ51	TqiH	Filter Time to Recognize High with Digital Filter		3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)		3 TCY	_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.

TABLE 26-37:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

AC CHARACTERISTICS			Standard Op (unless othe Operating ter	rwise st	ated) e -40°	C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_		11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	_	—		ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx Input	120	Ι	—	ns	—
SP51	TssH2doZ	SSx	10	—	50	ns	_
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.





FIGURE 26-20: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS








TABLE 27-9: INTERNAL LPRC ACCURACY

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Characteristic Min Typ Max Units Conditions							
	LPRC @ 32.768 kHz ⁽¹⁾							
HF21	LPRC	-70 ⁽²⁾	_	+70 ⁽²⁾	%	$-40^{\circ}C \leq TA \leq +150^{\circ}C \qquad$		

Note 1: Change of LPRC frequency as VDD changes.

2: Characterized but not tested.

TABLE 27-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_		ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 27-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_		
HSP41		Hold Time of SDIx Data Input to SCKx Edge	35	—	—	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

APPENDIX B: REVISION HISTORY

Revision A (May 2009)

This is the initial released version of the document.

Revision B (October 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Digital Signal Controllers (up to 256 KB Flash and 30 KB SRAM) with Motor Control and Advanced Analog"	Added information on high temperature operation (see "Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 22-1).
Section 23.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 23.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 23-1).
Section 26.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 26-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 26-40).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 26-17).
	Updated the Internal LPRC Accuracy parameters (see Table 26-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a, AD24a, AD23b, and AD24b (see Table 26-46).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23c, AD24c, AD23d, and AD24d (see Table 26-46).
Section 27.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.