

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc506a-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33F PRODUCT FAMILIES

The dsPIC33FJXXXMCX06A/X08A/X10A family of devices supports a variety of motor control applications, such as brushless DC motors, single and 3-phase induction motors and switched reluctance motors. The dsPIC33F Motor Control products are also well-suited for Uninterrupted Power Supply (UPS), inverters, Switched mode power supplies, power factor correction and also for controlling the power management module in servers, telecommunication equipment and other industrial equipment.

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

dsPIC33FJXXXMCX06A/X08A/X10A Controller Families

Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Timer 16-bit	Input Capture	Output Compare Std. PWM	Motor Control PWM	Quadrature Encoder Interface	Codec Interface	ADC	UART	IdS	I²C™	Enhanced CAN	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64MC506A	64	64	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT, MR
dsPIC33FJ64MC508A	80	64	8	9	8	8	8 ch	1	0	1 ADC, 18 ch	2	2	2	1	69	PT
dsPIC33FJ64MC510A	100	64	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ64MC706A	64	64	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT, MR
dsPIC33FJ64MC710A	100	64	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128MC506A	64	128	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT, MR
dsPIC33FJ128MC510A	100	128	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ128MC706A	64	128	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT, MR
dsPIC33FJ128MC708A	80	128	16	9	8	8	8 ch	1	0	2 ADC, 18 ch	2	2	2	2	69	PT
dsPIC33FJ128MC710A	100	128	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256MC510A	100	256	16	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256MC710A	100	256	30	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.

2: Maximum I/O pin count includes pins shared by the peripheral functions.

Pin Diagrams (Continued)



4.0 MEMORY ORGANIZATION

Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 3. "Data Memory" (DS70202) and Section 4. "Program Memory" (DS70203) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06A/X08A/X10A architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJXXXMCX06A/X08A/X10A devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.6** "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space. Memory usage for the dsPIC33FJXXXMCX06A/X08A/X10A family of devices is shown in Figure 4-1.

	dsPIC33FJ64MCXXXA	dsPIC33FJ128MCXXXA	dsPIC33FJ256MCXXXA	
	GOTO Instruction	GOTO Instruction	GOTO Instruction	0x000000
	Reset Address	Reset Address	Reset Address	- 0x000002
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	0x0000FF
	Reserved	Reserved	Reserved	0x000100
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table	0x000104 0x0001FE
ry Space	User Program Flash Memory (22K instructions)	User Program Flash Memory (44K instructions)	User Program Flash Memory (88K instructions)	0x000200 .0x00ABFE 0x00AC00
bue				0015755
ž				0x0157FE
User	Unimplemented (Read '0's)	Unimplemented		0x02ABFE
		(Read '0's)	Unimplemented (Read '0's)	0x02AC00
	Reserved	Reserved	Reserved	0x800000
ry Space	Device Configuration Registers	Device Configuration Registers	Device Configuration Registers	0xF7FFFE 0xF80000 0xF80017 0xF80010
uration Memc	Reserved	Reserved	Reserved	
Config		DEVID (2)		0xFEFFFE 0xFF0000

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJXXXMCX06A/X08A/X10A DEVICES

4.2.5 X AND Y DATA SPACES

The core has two data spaces: X and Y. These data spaces can be considered either separate (for some DSP instructions) or as one unified, linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All Effective Addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJXXXMCX06A/X08A/X10A device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory location is part of Y data RAM and is in the DMA RAM space, and is accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

TABLE 4-22: ECAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	ion when V	VIN = x							
C1BUFPNT1	0420		F3BF	P<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	P<3:0>			F6BF	><3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11B	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15B	P<3:0>			F14B	P<3:0>			F13BF	P<3:0>			F12BF	<3:0>		0000
C1RXM0SID	0430				SID<	:10:3>					SID<2:0>		—	MIDE		EID<1	17:16>	xxxx
C1RXM0EID	0432				EID<	:15:8>							EID<	7:0>				xxxx
C1RXM1SID	0434				SID<	:10:3>					SID<2:0>		—	MIDE	_	EID<1	17:16>	xxxx
C1RXM1EID	0436				EID<	:15:8>							EID<	7:0>		_		xxxx
C1RXM2SID	0438				SID<	:10:3>					SID<2:0>		—	MIDE	_	EID<1	17:16>	xxxx
C1RXM2EID	043A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	17:16>	xxxx
C1RXF0EID	0442				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF1SID	0444				SID<	:10:3>				SID<2:0> — EXIDE — EID<17:16>					xxxx			
C1RXF1EID	0446				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF2SID	0448				SID<	:10:3>					SID<2:0>		—	EXIDE		EID<1	17:16>	xxxx
C1RXF2EID	044A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID<	:10:3>					SID<2:0>		—	EXIDE		EID<1	17:16>	xxxx
C1RXF3EID	044E				EID≤	:15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID<	:10:3>					SID<2:0>		—	EXIDE		EID<1	17:16>	xxxx
C1RXF4EID	0452				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF5SID	0454				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	17:16>	xxxx
C1RXF5EID	0456				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	17:16>	xxxx
C1RXF6EID	045A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF7SID	045C				SID<	:10:3>					SID<2:0>		—	EXIDE		EID<1	17:16>	xxxx
C1RXF7EID	045E				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF8SID	0460				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	17:16>	xxxx
C1RXF8EID	0462				EID<	:15:8>				EID<7:0>				xxxx				
C1RXF9SID	0464				SID<	:10:3>			SID<2:0> — EXIDE — EID<17:16>				17:16>	xxxx				
C1RXF9EID	0466				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF10SID	0468		SID<10:3>								SID<2:0>		—	EXIDE	—	EID<1	17:16>	xxxx
C1RXF10EID	046A				EID≤	:15:8>							EID<	7:0>				xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTG REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	—	—	TRISG9	TRISG8	TRISG7	TRISG6	—	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	—	_	RG3	RG2	RG1	RG0	xxxx
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG	06E4	ODCG15	ODCG14	ODCG13	ODCG12	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for high pin count devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-33: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	—	—	—	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	xxxx(1)
OSCCON	0742	_	(COSC<2:0	>	_	1	NOSC<2:0	>	CLKLOCK	_	LOCK	_	CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	I	DOZE<2:0	>	DOZEN	F	RCDIV<2:0	2:0> PLLPOST<1:0> — PLLPRE<4::0>					3040				
PLLFBD	0746	_	_	_	_	_	_	_	- PLLDIV<8:0> 0					0030				
OSCTUN	0748	_	_	_	_	_	_	_	— — — TUN<5:0> 0						0000			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and type of Reset.

TABLE 4-34: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	—	—	—	—	—	ERASE	—	—	NVMOP<3:0>			0000(1)	
NVMKEY	0766	—	_	_	—	—		_	—	NVMKEY<7:0>						0000		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-35: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD		—	_	_	-	_	—	—	—	_	I2C2MD	AD2MD	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for high pin count devices.

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXMCX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXMCX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full, 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-38 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-38: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xxx xxxx x	xxx xx	xx xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XX	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	xxx xxxx	XXXX X	xxx xxxx xxxx	
Program Space Visibility	User	0	PSVPAG<7	':0>	Data EA<14:	0> ⁽¹⁾
(Block Remap/Read)		0	XXXX XXXX	2	XXX XXXX XXXX	xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV and are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data using PSV to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



© 2009-2012 Microchip Technology Inc.

U-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 - DMA1E ADTIE UTXE UTXE SPITE SPITE TSE bit 15 Bit 8 SPITE SPITE SPITE SPITE Dit 8 RW-0 RW-0 <td< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>								
→ DMA1E AD11E U1TXLE U1RXLE SP11E SP11E T3E bit 15 - - bit 2 bit 3 FRW-0 RW-0 R	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 UNEXPLOYED STATES AND A CONTROL OF A STATES AND A		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 T2IE OC2IE IC2IE DMAOIE T1IE OC1IE IC1IE INTOIE bit 7 bit 0 bit 0 Elegend: IC1IE IC1IE INTOIE R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' it 0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' DMANIE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 11 U1TXE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 12 U1TXE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 14 UMRXE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 15 Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 16 SPI1EI: ESPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enab	bit 15							bit 8
RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 T2IE OC2IE IC2IE DMA0IE T1IE OC1IE IC1IE INTOIE bit 7 Edgend: R R Bit 3	r							
T2E OC2IE IC2IE DMA0IE T1IE OC1IE IC1IE INTOIE bit 7 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 is cleared x = Bit is unknown bit 13 DMATE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 is cleared x = Bit is unknown bit 14 DMATE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 interrupt request not enabled 0 interrupt request not enabled	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA11E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 13 AD11E: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request n	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 bit 13 ADIE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled bit 14 UTXIE: UAR11 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled bit 12 UTXIE: UAR11 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled bit 11 UTRXIE: UAR11 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPH1E: IS P11 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPH1E: IS P11 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3E: Timer 7 Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3E: Timer 7 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2E: Timer 7 Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3E: Timer 7 Interrupt Enable bit	bit 7							bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
R = Readable bit W = Writable bit 0 = Ohimplemented bit, read as 0 .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0	Legend:	- h:4		L :4		mented bit mee	d aa (0)	
i=1 = value at POR 1 = bit is set 0 = bit is cleared X = bit is divided bit 15 Unimplemented: Read as '0' 1 = interrupt request not enabled 1 = interrupt request not enabled bit 13 AD1E: ADC1 Conversion Complete Interrupt Enable bit 1 = interrupt request not enabled bit 12 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 12 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Receiver Interrupt Enable bit 1 = interrupt request not enabled bit 10 SPHIEI: SPI1 Evron Interrupt Enable bit 1 = interrupt request not enabled bit 8 TJE: Timer3 Interrupt Enable bit 1 = interrupt request not enabled bit 7 TZE: Timer3 Interrupt Enable bit 1 = interrupt request not enabled bit 7 TZE: Timer2 Interrupt Enable bit 1 = interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrup	R = Readable		vv = vvritable		0 = 0 minipier	mented bit, read	Jas U	
bit 15 Unimplemented: Read as '0' bit 14 DMA1IE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request neabled 0 = Interrupt request not enabled bit 13 AD1IE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 3 C2IE: input Campare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled bit 4 Interrupt request enabled bit 5 C2IE: input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 5 Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 3 Interrupt request enabled bit 4 Interrupt request enabled bit 3 Interrupt request enabled bit 4 Interrupt request enabled bit 3 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt reques	-n = value at	PUR	I = DILIS SE					JOWIT
bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request on cenabled bit 13 AD1E: ADC 1 Conversion Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 13 AD1E: ADC 1 Conversion Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 14 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EI: SPI1 Event Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 C2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 C2IE: Timer2 Interrupt Enable bit	hit 15	Unimplemen	ted: Read as '	0'				
Init interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled	hit 14	DMA1IF: DM	A Channel 1 C	∘)ata Transfer (Complete Inter	runt Enable bit		
0 = Interrupt request not enabled bit 13 AD1E: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 12 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Inter	bit i i	1 = Interrupt I	request enable	d				
bit 13 AD1IE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 9 SPI1EE: SPI1 Evron Interrupt Enable bit 1 = Interrupt request not enabled bit 8 TIE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 TIE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 OC2E: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 CIE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled bit 12 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 1 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interru	bit 13	AD1IE: ADC1	1 Conversion C	Complete Inter	rupt Enable bit	t		
bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 11 U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt i	request enable	d				
bit 12 UT IAE: UART I transmitter interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EI: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EI: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 8 TIBE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 7 TIBE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 5 ICZIE: Input Capture Channel 2 Interrupt Enable bit 1 = Interru	1.1.40		request not en	abled				
bit 11 UIRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 11 UIRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled bit 7 T2IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 IMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 5 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 5 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 7 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 8 Imater Interrupt Enable bit 1 = Interrupt Request not enabled	DIT 12		RI1 Iransmitte	r interrupt Ena	adie dit			
bit 11 U1RXIE: UART Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 TIE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled <		0 = Interrupt i	request enable	abled				
1 = Interrupt request enabled bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled </td <td>bit 11</td> <td>U1RXIE: UAF</td> <td>RT1 Receiver I</td> <td>nterrupt Enab</td> <td>le bit</td> <td></td> <td></td> <td></td>	bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enab	le bit			
bit 10 SPI1E: SPI1 Event Interrupt Enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled bit 9 SPI1EE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit		1 = Interrupt ı	request enable	d				
bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled <td></td> <td>0 = Interrupt i</td> <td>request not en</td> <td>abled</td> <td></td> <td></td> <td></td> <td></td>		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt	bit 10	SPI1IE: SPI1	Event Interrup	t Enable bit				
bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled <t< td=""><td></td><td>1 = Interrupt i</td><td>request enable</td><td>d abled</td><td></td><td></td><td></td><td></td></t<>		1 = Interrupt i	request enable	d abled				
bit 0 Life interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled	bit 9	SPI1FIF: SPI	1 Error Interru	nt Enable bit				
0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled <		1 = Interrupt i	request enable	d				
bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled <td></td> <td>0 = Interrupt i</td> <td>request not en</td> <td>abled</td> <td></td> <td></td> <td></td> <td></td>		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled	bit 8	T3IE: Timer3	Interrupt Enab	le bit				
bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		1 = Interrupt I	request enable	d				
bit 7 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled	hit 7	0 = Interrupt i	Interrunt Ench	ableu Jo hit				
bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt i	request enable	d JIC				
bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled	bit 6	OC2IE: Outpu	ut Compare Ch	nannel 2 Interr	rupt Enable bit			
0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		1 = Interrupt ı	request enable	d				
bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		0 = Interrupt i	request not en	abled				
bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled	bit 5	IC2IE: Input C	Capture Chann	el 2 Interrupt	Enable bit			
bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt i 0 = Interrupt i	request enable	a abled				
<pre>1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled</pre>	bit 4	DMA0IE: DM	A Channel 0 D	ata Transfer (Complete Interr	rupt Enable bit		
0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt ı	request enable	d				
bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled	bit 3	T1IE: Timer1	Interrupt Enab	le bit				
0 = Interrupt request not enabled		1 = Interrupt i 0 = Interrupt i	request enable	a abled				

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

© 2009-2012 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T4IP<2:0>		_		OC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC3IP<2:0>				DMA2IP<2:0>	
bit 7							bit 0
Lagand							
R = Readable	hit	W = Writable I	hit	II = I Inimple	mented hit re	ad as 'O'	
-n = Value at F	POR	'1' = Bit is set	JIL	$0^{\circ} = \text{Bit is cle}$	eared	x = Bit is unkno	wn
				0 Ditio die			////
bit 15	Unimpleme	nted: Read as '0)'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (ł	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0)'				
bit 10-8	OC4IP<2:0>	Output Compa 	re Channel 4	Interrupt Prior	rity bits		
	⊥⊥⊥ = Intern	upt is priority 7 (r	lignest priori	ty interrupt)			
	•						
	•						
	001 = Intern	upt is priority 1 upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '()'				
bit 6-4	OC3IP<2:0>	: Output Compa	re Channel 3	Interrupt Prior	itv bits		
	111 = Interr	upt is priority 7 (h	nighest priorit	ty interrupt)	,		
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0)'				
bit 2-0	DMA2IP<2:	0>: DMA Channe	el 2 Data Tra	nsfer Complete	e Interrupt Pric	ority bits	
	111 = Intern	upt is priority 7 (r	highest priorit	ty interrupt)			
	•						
	•						
	001 = Intern	upt is priority 1	ahled				
	555 - int o n		20100				

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_		PLLDIV<8>
bit 15		·			•		bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLD	V<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	known
bit 15-9	Unimplemer	ted: Read as '	כ'				
bit 8-0	PLLDIV<8:0:	>: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	000000000	= 2					
	00000001	= 3					
	000000010:	= 4					
	•						
	000110000	= 50 (default)					
	•						
	•						
	•						
	111111111	= 513					

Note 1: This register is reset only on a Power-on Reset (POR).

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXMCX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXMCX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXMCX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXMCX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has the following features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports and peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the following events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON		TSIDL	_	_	_	_	_	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
_	TGATE	TCKPS	S<1:0>	T32	—	TCS ⁽¹⁾	_	
bit 7		•		·			bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	
bit 15	TON: Timerx $\frac{1}{1}$ = Starts 32- 0 = Stops 32- When T32 = 0 1 = Starts 16- 0 = Stops 16-	On bit <u>L:</u> bit Timerx/y bit Timerx/y <u>):</u> bit Timerx bit Timerx						
bit 14	Unimplemen	ted: Read as ')'					
bit 13	TSIDL: Stop i	n Idle Mode bit	-					
	1 = Discontinu 0 = Continue	ue module oper module operati	ration when d on in Idle mo	evice enters Ic de	lle mode			
bit 12-7	Unimplemen	ted: Read as ')'					
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled							
bit 5-4	TCKPS<1:0>	: Timerx Input (Clock Prescal	le Select bits				
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1							
bit 3	T32: 32-Bit Timer Mode Select bit 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers							
bit 2	Unimplemented: Read as '0'							
bit 1	TCS: Timerx (Clock Source S	Select bit ⁽¹⁾					
	1 = External c 0 = Internal cl	clock from TxCł lock (FcY)	K pin (on the	rising edge)				
bit 0	Unimplemen	ted: Read as 'o)'					

REGISTER 13-1: TxCON (T2CON, T4CON, T6CON OR T8CON) CONTROL REGISTER

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on the UxRSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on the UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OFPR: Deceive Ruffer Overrup Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	$0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state.$
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

FIGURE 21-1: ECAN™ TECHNOLOGY MODULE BLOCK DIAGRAM



REGISTER 21-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:							
						(0)	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

TABLE 26-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Characteristic ⁽¹⁾		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD Trans	2.40	-	2.55	V	Vdd	
Note 4. Developmentary and fax design suideness only and are not tested in manufacturing								

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $40^{\circ}C \le TA \le +425^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max		Max	Units	<pre>≤ IA ≤ +125°C for Extended Conditions</pre>
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	—	—	E/W	—
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage
D132b	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vмın = Minimum operating voltage
D134	TRETD	Characteristic Retention	20	—		Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	—	10	—	mA	—
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, see Note 2
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +150°C, see Note 2
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, see Note 2
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +150°C, see Note 2
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, see Note 2
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +150°C, see Note 2

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

TABLE 26-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low series resistance (< 5 ohms)







NOTES:

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
Fror	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply?YN	
Dev	ice: dsPIC33FJXXXMCX06A/X08A/X10A	Literature Number: DS70594D
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and software	are development needs?
3.	Do you find the organization of this document easy to fol	low? If not, why?
4.	What additions to the document do you think would enha	ance the structure and subject?
5.	What deletions from the document could be made witho	ut affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what an	d where)?
7.	How would you improve this document?	