

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Active
dsPIC
16-Bit
40 MIPs
CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
53
64KB (64K x 8)
FLASH
-
16К х 8
3V ~ 3.6V
A/D 16x10b/12b
Internal
-40°C ~ 85°C (TA)
Surface Mount
64-TQFP
64-TQFP (10x10)
https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc706a-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the dsPIC33FJ256MC710A product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 6. "Interrupts" (DS70184)
- Section 7. "Oscillator" (DS70186)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 14. "Motor Control PWM" (DS70187)
- Section 15. "Quadrature Encoder Interface (QEI)" (DS70208)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit<sup>™</sup> (I2C<sup>™</sup>)" (DS70195)
- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Section 22. "Direct Memory Access (DMA)" (DS70182)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)

## 3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70204) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXMCX06A/X08A/X10A CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXMCX06A/X08A/X10A devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXMCX06A/X08A/X10A instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum 'C' compiler efficiency. For most instructions, the dsPIC33FJXXXMCX06A/X08A/X10A devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1 and the programmer's model for the dsPIC33FJXXXMCX06A/X08A/X10A is shown in Figure 3-2.

## 3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes, and is split into two blocks referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page register (PSVPAG). The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers but may be used as general purpose RAM.

## 3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers, and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

## TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

							,										-	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
YMODSRT	004C		YS<15:1> 0										xxxx					
YMODEND	004E		YE<15:1> 1									1	xxxx					
XBREV	0050	BREN								XB<14:0>								xxxx
DISICNT	0052	—	—						Disab	le Interrupt	s Counter F	Register						xxxx
BSRAM	0750	-	_	_	_	_	—	_	—	—	_	_	_	_	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	—	_	—	_	_	_	_	—	—	_	_		_	IW_SSR	IR_SSR	RL_SSR	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	See Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	Tpor + Tstartup + Trst	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	Tpor + Tstartup + Trst	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	Tpor + Tstartup + Trst	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—	-	3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	Tstartup + Trst	Tost + Tlock	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	—	-	3
WDT	Any Clock	Trst	—	_	3
Software	Any Clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst	_		3
Trap Conflict	Any Clock	Trst	_	_	3

#### TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

**Note 1:** TPOR = Power-on Reset delay (10  $\mu$ s nominal).

**2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode if the regulator is enabled.

3: TRST = Internal state Reset time (20 µs nominal).

4: TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.

5: TLOCK = PLL lock time (20 μs nominal).

**6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

## 7.3 Interrupt Control and Status Registers

dsPIC33FJXXXMCX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level bit (ILR<3:0>) fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32 in the following pages.

## REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	<b>CNIE:</b> Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled

0 = Interrupt request not enabled

### REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

bit 1	SI2C2IE: I2C2 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

- bit 0 T7IE: Timer7 Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

		_	-				
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	_		QEIIP<2:0>	
bit 15	·						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		PWMIP<2:0>				C2IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15-11	Unimplemen	ted: Read as '0	)'				
bit 10-8	QEIIP<2:0>:	QEI Interrupt Pi	riority bits				
	111 = Interrup	pt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 7	Unimplemen	ted: Read as '0	)'				
bit 6-4	PWMIP<2:0>	: PWM Interrup	t Priority bits	6			
	111 = Interrup	pt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 3	Unimplemen	ted: Read as '0	)'				
bit 2-0	C2IP<2:0>: E	CAN2 Event In	terrupt Prior	ity bits			
	111 = Interrup	pt is priority 7 (r	highest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interrup	pt source is disa	abled				

## REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

## 8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-Bit DMA Channel Control register (DMAxCON)
- A 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-Bit DMA RAM Primary Start Address Offset register (DMAxSTA)

- A 16-Bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-Bit DMA Peripheral Address register (DMAxPAD)
- A 10-Bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

### REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	—	AMODE<1:0>		—	—	MODE	=<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CHEN: Channel Enable bit
	1 = Channel enabled
	0 = Channel disabled
bit 14	SIZE: Data Transfer Size bit
	1 = Byte
	0 = Word
bit 13	<b>DIR:</b> Transfer Direction bit (source/destination bus select)
	<ul> <li>1 = Read from DMA RAM address; write to peripheral address</li> <li>0 = Read from peripheral address; write to DMA RAM address</li> </ul>
bit 12	HALF: Early Block Transfer Complete Interrupt Select bit
	<ul> <li>1 = Initiate block transfer complete interrupt when half of the data has been moved</li> <li>0 = Initiate block transfer complete interrupt when all of the data has been moved</li> </ul>
bit 11	NULLW: Null Data Peripheral Write Mode Select bit
	<ul> <li>1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)</li> <li>0 = Normal operation</li> </ul>
bit 10-6	Unimplemented: Read as '0'
bit 5-4	AMODE<1:0>: DMA Channel Operating Mode Select bits
	11 = Reserved
	10 = Peripheral Indirect Addressing mode
	01 = Register Indirect without Post-Increment mode
	00 = Register Indirect with Post-Increment mode
bit 3-2	Unimplemented: Read as '0'
bit 1-0	MODE<1:0>: DMA Channel Operating Mode Select bits
	11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)
	10 = Continuous, Ping-Pong modes enabled
	U⊥ = One-Snot, Ping-Pong modes disabled
	o - Continuous, r my-r ony moues disabled

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit 8
bit 7	OC/MD	OCOND	OCSIND	0C4IVID	OCSIVID	OCZIVID	DC TVID
Dit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	IC8MD: Input	t Capture 8 Moo	lule Disable bit	t			
	1 = Input Cap	oture 8 module i	s disabled				
bit 14			s enableu Julo Disablo bit				
DIL 14	1 = Input Car	oture 7 module i	s disabled				
	0 = Input Cap	oture 7 module i	s enabled				
bit 13	IC6MD: Input	t Capture 6 Moo	lule Disable bit	t			
	1 = Input Cap	oture 6 module i	s disabled				
hit 10		Conture 5 Module I	s enabled Iulo Dischlo bit				
DIL 12	1 = Input Car	ture 5 module i	s disabled				
	0 = Input Cap	oture 5 module i	s enabled				
bit 11	IC4MD: Input	t Capture 4 Moo	lule Disable bit	t			
	1 = Input Cap	oture 4 module i	s disabled				
hit 10		ture 4 module i	s enabled Iulo Dischlo bit				
	1 = Input Car	ture 3 module i	s disabled				
	0 = Input Cap	oture 3 module i	s enabled				
bit 9	IC2MD: Input	t Capture 2 Moo	lule Disable bit	t			
	1 = Input Cap	oture 2 module i	s disabled				
<b>h</b> :+ 0		oture 2 module i	s enabled				
DIL 8	1 = Input Car	ture 1 module i	s disabled				
	0 = Input Cap	oture 1 module i	s enabled				
bit 7	OC8MD: Out	put Compare 8	Module Disabl	e bit			
	1 = Output C	ompare 8 modu	le is disabled				
<b>h</b> it C		ompare 8 modu	le is enabled	a h:t			
DILO		put Compare 4 omnare 7 modu	INIOQUIE DISADI le is disabled	e dit			
	0 = Output Co	ompare 7 modu	le is enabled				
bit 5	OC6MD: Out	put Compare 6	Module Disabl	e bit			
	1 = Output C	ompare 6 modu	le is disabled				
hit 1		ompare 6 modu	Nodule Disch	o hit			
UIL 4		omnare 5 modu	iviouule Disabl	e bil			
	0 = Output Co	ompare 5 modu	le is enabled				
	•	-					

## REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	_	PMOD4	PMOD3	PMOD2	PMOD1
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PEN4H <sup>(1)</sup>	PEN3H <sup>(1)</sup>	PEN2H <sup>(1)</sup>	PEN1H <sup>(1)</sup>	PEN4L <sup>(1)</sup>	PEN3L <sup>(1)</sup>	PEN2L <sup>(1)</sup>	PEN1L <sup>(1)</sup>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown	
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	PMOD<4:1>:	PWM I/O Pair	Mode bits				
	1 = PWM I/O	pin pair is in th	e Independer	t PWM Output	t mode		
	0 = PWM I/O	pin pair is in th	e Complemer	ntary Output m	ode		
bit 7-4	PEN4H:PEN <sup>2</sup>	<b>1H:</b> PWMxH I/0	D Enable bits <sup>(</sup>	1)			
	1 = PWMxH p	oin is enabled f	or PWM outpu	ut .			
	0 = PWMxH p	oin is disabled;	I/O pin becon	nes general pu	irpose I/O		
bit 3-0	PEN4L:PEN1	IL: PWMxL I/O	Enable bits <sup>(1</sup> )	)			
	1 = PWMxL p	oin is enabled for	or PWM outpu	ıt			
	0 = PWMxL p	oin is disabled;	I/O pin becom	nes general pu	rpose I/O		
	not condition of	the DENixLi en		dananda an th			uration bit in

### REGISTER 16-5: PWMxCON1: PWMx CONTROL REGISTER 1

**Note 1:** Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.

### REGISTER 16-12: PxDC1: PWMx DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC'	l<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W		W = Writable b	pit	U = Unimplemented bit, rea		id as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown

bit 15-0 **PDC1<15:0>:** PWM Duty Cycle #1 Value bits

### REGISTER 16-13: PxDC2: PWMx DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable I	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 PDC2<15:0>: PWM Duty Cycle #2 Value bits

## REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W	-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	-0
F	7MSK<1:0>	F6MSH	<<1:0>	F5MS	K<1:0>	F4MSł	<1:0>	
bit 15								bit 8
R/W	-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	-0
F	-3MSK<1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	FOMS	<<1:0>	
bit 7								bit 0
Legend								
R = Rea	dable bit	W = Writable bit			nented bit, rea	d as '0'		
-n = Valu	ie at POR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unkn	iown	
bit 15-14	<b>F7MSK&lt;1:0&gt;</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 7 b gisters contair gisters contair gisters contair	it n mask n mask n mask				
bit 13-12	<ul> <li>F6MSK&lt;1:0&gt;</li> <li>11 = Reserve</li> <li>10 = Accepta</li> <li>01 = Accepta</li> <li>00 = Accepta</li> </ul>	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	gisters contair gisters contair gisters contair gisters contair	n mask n mask n mask n mask				
bit 11-10	<b>F5MSK&lt;1:0&gt;</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 5 b gisters contair gisters contair gisters contair	it n mask n mask n mask				
bit 9-8	<b>F4MSK&lt;1:0&gt;</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 4 b gisters contair gisters contair gisters contair	it n mask n mask n mask				
bit 7-6	<b>F3MSK&lt;1:0&gt;</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 3 b gisters contair gisters contair gisters contair	it n mask n mask n mask				
bit 5-4	<b>F2MSK&lt;1:0&gt;</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 2 b gisters contair gisters contair gisters contair	it n mask n mask n mask				
bit 3-2	<b>F1MSK&lt;1:0&gt;</b> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 1 b gisters contair gisters contair gisters contair	it n mask n mask n mask				
bit 1-0	FOMSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	e for Filter 0 b gisters contair gisters contair gisters contair	it n mask n mask n mask				

### **REGISTER 22-2:** ADxCON2: ADCx CONTROL REGISTER 2 (CONTINUED) (where x = 1 or 2)

- bit 0 ALTS: Alternate Input Sample Mode Select bit
  - 1 = Uses channel input selects for Sample A on first sample and Sample B on next sample
  - 0 = Always uses channel input selects for Sample A

## 24.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 24-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 24-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditions					
DI60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB11	
DI60b	Іісн	Input High Injection Current	0	_	+5(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins <sup>(7)</sup>	
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	<sub>-20</sub> (9)		+20 <sup>(9)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT	

#### TABLE 26-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

### 26.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXMCX06A/X08A/X10A AC characteristics and timing parameters.

#### TABLE 26-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
	Operating voltage VDD range as described in Table 26-1.					

#### FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 26-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 Pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In I <sup>2</sup> C™ mode

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	ds	PIC 33 FJ 256 MC7 10 A T I / PT - XXX	Examples:	
Microchip Tradema Architecture Flash Memory Fam Program Memory S Product Group Pin Count Revision Level Tape and Reel Flag Temperature Rang Package Pattern	ark Size (KB) g (if applic e		<ul> <li>a) dsPIC33FJ256MC710ATI/PT: Motor Control dsPIC33, 64-Kbyte program memory, 64-pin, Industrial temperature, TQFP package.</li> </ul>	
Architecture:	33 =	16-bit Digital Signal Controller		
Flash Memory Family:	FJ =	Flash program memory, 3.3V		
Product Group:	MC5 = MC7 =	Motor Control family Motor Control family		
Pin Count:	06 = 08 = 10 =	64-pin 80-pin 100-pin		
Temperature Range:	I = E = H =	-40°C to +85°C (Industrial) -40°C to +125°C (Extended) -40°C to +150°C (High)		
Package:	PT = PF = MR =	10x10 or 12x12 mm TQFP (Thin Quad Flatpack) 14x14 mm TQFP (Thin Quad Flatpack) 9x9 mm QFN (Plastic Quad Flatpack)		
Pattern	Three-dig (blank oth	it QTP, SQTP, Code or Special Requirements erwise)		