

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

| Product Status | Active |
|----------------------------|---|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 40 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT |
| Number of I/O | 53 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 16x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-VQFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc706at-i-mr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the following devices:

- dsPIC33FJ64MC506A
- dsPIC33FJ64MC508A
- dsPIC33FJ64MC510A
- dsPIC33FJ64MC706A
- dsPIC33FJ64MC710A
- dsPIC33FJ128MC506A
- dsPIC33FJ128MC510A
- dsPIC33FJ128MC706A
- dsPIC33FJ128MC708A
- dsPIC33FJ128MC710A
- dsPIC33FJ256MC510A
- dsPIC33FJ256MC710A

The dsPIC33FJXXXMCX06A/X08A/X10A includes devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes).

These features make this family suitable for a wide variety of high-performance, digital signal control applications. The devices are pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXMCX06A/X08A/X10A family of devices employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together, the dsPIC33FJXXXMCX06A/X08A/X10A provide Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33FJXXXMCX06A/X08A/X10A devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXMCX06A/X08A/X10A devices.

3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXMCX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "16-bit MCU and DSC Programmer's *Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXMCX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXMCX06A/X08A/X10A devices are a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF)
- 2. Signed or unsigned DSP multiply (US)
- 3. Conventional or convergent rounding (RND)
- 4. Automatic saturation on/off for AccA (SATA)
- 5. Automatic saturation on/off for AccB (SATB)
- 6. Automatic saturation on/off for writes to data memory (SATDW)
- 7. Accumulator Saturation mode selection (ACCSAT)

Table 2-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

| SUMMART | | | | | | | | |
|-------------|-------------------------|-------------------|--|--|--|--|--|--|
| Instruction | Algebraic Operation | ACC Write Back | | | | | | |
| CLR | A = 0 | Yes | | | | | | |
| ED | $A = (x - y)^2$ | No | | | | | | |
| EDAC | $A = A + (x - y)^2$ | No | | | | | | |
| MAC | $A = A + (x \bullet y)$ | Yes | | | | | | |
| MAC | $A = A + x^2$ | No | | | | | | |
| MOVSAC | No change in A | Yes | | | | | | |
| MPY | $A = x \bullet y$ | No | | | | | | |
| MPY | $A = x^2$ | No | | | | | | |
| MPY.N | $A = -x \bullet y$ | No | | | | | | |
| MSC | $A = A - x \bullet y$ | Yes | | | | | | |

TABLE 3-1: DSP INSTRUCTIONS SUMMARY



FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJXXXMCX06A/X08A/X10A DEVICES WITH 30-Kbyte RAM

| R/SO-0(1) | R/W-0(1) | R/W-0(1) | U-0 | U-0 | U-0 | IJ-0 | U-0 |
|--------------|---|--|----------------|-------------------------------|--------------------------------------|----------------------------|----------------------|
| WR | WREN | WRERR | _ | _ | | _ | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-0 ⁽¹⁾ | U-0 | U-0 | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ |
| — | ERASE | — | — | | NVMOP | 9<3:0> (2) | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | SO = Settable | e Only bit | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| -n = Value a | IT POR | '1' = Bit is set | | 0' = Bit is cle | eared | x = Bit is unki | nown |
| hit 15 | WP · Write Co | ntrol bit | | | | | |
| DIL 15 | 1 = Initiates a | a Flash memor | v program or | erase operati | on The operatio | on is self-timed | l and the hit is |
| | cleared b | y hardware on | ce operation | is complete | | | |
| | 0 = Program | or erase opera | tion is compl | ete and inactiv | e | | |
| bit 14 | WREN: Write | Enable bit | | | | | |
| | 1 = Enable F | lash program/e | rase operatio | ons | | | |
| | 0 = Inhibit Fla | ash program/er | ase operation | ns | | | |
| bit 13 | WRERR: Writ | te Sequence E | rror Flag bit | | | | |
| | 1 = An impro | per program or cally on any se | erase seque | ence attempt, o | r termination ha | s occurred (bit | is set |
| | 0 = The prog | ram or erase o | peration com | pleted normall | v | | |
| bit 12-7 | Unimplemen | ted: Read as ' |)' | | , | | |
| bit 6 | ERASE: Eras | e/Program Ena | able bit | | | | |
| | 1 = Perform 1 0 = Perform 1 | the erase operative of the program o | ation specifie | d by NVMOP<: fied by NVMOI | 3:0> on the next P<3:0> on the ne | WR command ext WR comma | 1 and |
| bit 5-4 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 3-0 | NVMOP<3:0> | NVM Operat | ion Select bit | S ⁽²⁾ | | | |
| | If ERASE = 1 | : | | | | | |
| | 1111 = Memo | ory bulk erase | operation | | | | |
| | 1110 = Rese | rved | aant | | | | |
| | 1101 = Elase | Secure Seam | ent | | | | |
| | 1011 = Rese | rved | | | | | |
| | 0011 = No o p | peration | | | | | |
| | 0010 = Memo | ory page erase | operation | | | | |
| | 0001 = NOOP | eration e a single Confi | ouration regis | ster byte | | | |
| | | | <u>g</u> | | | | |
| | $\frac{\text{If ERASE} = 0}{1111} = \text{No or}$ | : eration | | | | | |
| | 1110 = Rese | rved | | | | | |
| | 1101 = No op | peration | | | | | |
| | 1100 = No op | peration | | | | | |
| | 1011 = Rese | rved | | | | | |
| | 0011 = Memore | ory word progra | am operation | | | | |
| | 0010 = N000 | The realition of the second se | n operation | | | | |
| | 0000 = Progr | am a single Co | nfiguration re | egister byte | | | |
| Note 1: T | hese bits can onl | y be reset on P | OR. | - | | | |

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-Bit DMA Channel Control register (DMAxCON)
- A 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-Bit DMA RAM Primary Start Address Offset register (DMAxSTA)

- A 16-Bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-Bit DMA Peripheral Address register (DMAxPAD)
- A 10-Bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
|--------|-------|-------|-------|-------|-----|-----|-------|
| CHEN | SIZE | DIR | HALF | NULLW | — | — | — |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|-------|-----|------------|-------|-----|-----|-----------|-------|
| — | — | AMODE<1:0> | | — | — | MODE<1:0> | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15 | CHEN: Channel Enable bit |
|----------|---|
| | 1 = Channel enabled |
| | 0 = Channel disabled |
| bit 14 | SIZE: Data Transfer Size bit |
| | 1 = Byte |
| | 0 = Word |
| bit 13 | DIR: Transfer Direction bit (source/destination bus select) |
| | 1 = Read from DMA RAM address; write to peripheral address 0 = Read from peripheral address; write to DMA RAM address |
| bit 12 | HALF: Early Block Transfer Complete Interrupt Select bit |
| | 1 = Initiate block transfer complete interrupt when half of the data has been moved 0 = Initiate block transfer complete interrupt when all of the data has been moved |
| bit 11 | NULLW: Null Data Peripheral Write Mode Select bit |
| | 1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear) 0 = Normal operation |
| bit 10-6 | Unimplemented: Read as '0' |
| bit 5-4 | AMODE<1:0>: DMA Channel Operating Mode Select bits |
| | 11 = Reserved |
| | 10 = Peripheral Indirect Addressing mode |
| | 01 = Register Indirect without Post-Increment mode |
| | 00 = Register Indirect with Post-Increment mode |
| bit 3-2 | Unimplemented: Read as '0' |
| bit 1-0 | MODE<1:0>: DMA Channel Operating Mode Select bits |
| | 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer) |
| | 10 = Continuous, Ping-Pong modes enabled |
| | U⊥ = One-Snot, Ping-Pong modes disabled |
| | o - Continuous, r my-r ony moues disabled |

| R/M_0 | R/M_0 | R/M/_0 | R/W_0 | R/M_0 | R/M_0 | R/M_0 | 11-0 | |
|---------------|--------------------------------------|------------------|---------------|-------------------|------------------|-----------------|----------------------|--|
| T5MD | T4MD | T3MD | T2MD | T1MD | OFI1MD | PWMMD | | |
| bit 15 | THND | TOME | 1 ZIVID | TIME | QLINID | | hit 8 | |
| Sit 10 | | | | | | | Ditto | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | C2MD | C1MD | AD1MD ⁽¹⁾ | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | e bit | W = Writable I | oit | U = Unimplem | nented bit, read | d as '0' | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown | |
| | | Madula Diash | 1. 1. 14 | | | | | |
| DIT 15 | 1 = Timers | Module Disab | | | | | | |
| | 1 = Timer5 m 0 = Timer5 m | odule is disable | d | | | | | |
| bit 14 | T4MD: Timer4 | A Module Disab | le bit | | | | | |
| | 1 = Timer4 mo | odule is disable | d | | | | | |
| | 0 = Timer4 mo | odule is enable | d | | | | | |
| bit 13 | T3MD: Timer3 | 3 Module Disab | le bit | | | | | |
| | 1 = 1 mer 3 me 0 = 1 mer 3 me | odule is disable | d d | | | | | |
| hit 12 | T2MD. Timer | 2 Module Disab | u Ie hit | | | | | |
| 511 12 | 1 = Timer2 mg | odule is disable | d | | | | | |
| | 0 = Timer2 mo | odule is enable | d | | | | | |
| bit 11 | T1MD: Timer1 | I Module Disab | le bit | | | | | |
| | 1 = Timer1 mod | odule is disable | d | | | | | |
| bit 10 | | | U bla bit | | | | | |
| | $1 = OEI1 \mod 1$ | ule is disabled | | | | | | |
| | $0 = QEI1 \mod$ | ule is enabled | | | | | | |
| bit 9 | PWMMD: PW | M Module Disa | ble bit | | | | | |
| | 1 = PWM mod | dule is disabled | | | | | | |
| 1 | 0 = PWM mod | dule is enabled | | | | | | |
| bit 8 | Unimplement | ted: Read as 'C |)´ 1 - 1-1 | | | | | |
| bit / | 1 = 12C1 mod | l Module Disab | le bit | | | | | |
| | $1 = 12C1 \mod 0$ | ule is enabled | | | | | | |
| bit 6 | U2MD: UART | 2 Module Disal | ole bit | | | | | |
| | 1 = UART2 m | odule is disable | ed | | | | | |
| | 0 = UART2 module is enabled | | | | | | | |
| bit 5 | U1MD: UART | 1 Module Disal | ole bit | | | | | |
| | 1 = UART1 module is disabled | | | | | | | |
| bit 4 | SPI2MD: SPI2 | 2 Module Disah | ole bit | | | | | |
| | 1 = SPI2 mod | ule is disabled | | | | | | |
| | 0 = SPI2 mod | ule is enabled | | | | | | |
| | | | | | | | | |

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: The PCFGx bits have no effect if the ADC module is disabled by setting this bit. In this case, all port pins multiplexed with ANx will be in Digital mode.





18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These

peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (Serial Data Input), SDOx (Serial Data Output), SCKx (Shift Clock Input or Output) and SSx (Active-Low Slave Select).

In Master mode operation, SCK is a clock output, but in Slave mode, it is a clock input.



© 2009-2012 Microchip Technology Inc.

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-1, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|---|-----------------------------------|--------------------------------------|-------------------------------|----------------------------|--------------------|-----------------|
| I2CEN | _ | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN |
| bit 15 | | Į | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC |
| GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | U = Unimplen | nented bit, rea | d as '0' | | | |
| R = Readable | bit | W = Writable | bit | HS = Hardwai | re Settable bit | HC = Hardwar | e Clearable bit |
| -n = Value at I | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15 | I2CEN: I2Cx | Enable bit | | | | | |
| | 1 = Enables t | the I2Cx modu | le and configu | res the SDAx a | and SCLx pins a | as serial port pir | IS |
| bit 14 | | ted. Pead as | 1e. Απτ C ···· p · ₀ ' | | | 10115. | |
| bit 13 | | n in Idle Mode | hit | | | | |
| bit 10 | 1 = Discontin | ue module ope | eration when d | evice enters a | n Idle mode | | |
| | 0 = Continue | module opera | tion in Idle mo | de | | | |
| bit 12 | SCLREL: SC | Lx Release Co | ontrol bit (whe | n operating as | l ² C slave) | | |
| | 1 = Release | SCLx clock | | | | | |
| | 0 = Hold SCL | x clock low (cl | ock stretch) | | | | |
| | $\frac{\text{If STREN} = 1}{\text{Rit is R/W} (i e)}$ | <u>:</u> software ma | av write '0' to in | nitiate stretch a | and write '1' to n | elease clock) F | lardware clear |
| | at beginning | of slave transn | nission. Hardw | are clear at en | d of slave recep | otion. | |
| | If STREN = 0 |) <u>:</u> | | | | | |
| | Bit is R/S (i.e | ., software mag | y only write '1' | to release cloo | ck). Hardware c | lear at beginnin | g of slave |
| bit 11 | | lligant Darinha | ral Managama | nt Intorfago (IE | MI) Enable bit | | |
| | | ligent Penphe le is enabled: : | all addresses | | nii) Enable bit | | |
| | 0 = IPMI mod | le disabled | | lonnowicagea | | | |
| bit 10 | A10M: 10-Bit | Slave Addres | s bit | | | | |
| | 1 = I2CxADD | is a 10-bit sla | ve address | | | | |
| | 0 = I2CxADD | is a 7-bit slav | e address | | | | |
| bit 9 | DISSLW: Dis | able Slew Rat | e Control bit | | | | |
| | 1 = Slew rate 0 = Slew rate | control disable | ed ed | | | | |
| bit 8 | SMEN: SMB | us Input Levels | s bit | | | | |
| | 1 = Enable I/ | O pin threshold | ds compliant w | vith SMBus spe | ecification | | |
| | 0 = Disable S | MBus input th | resholds | | | | |
| bit 7 | GCEN: Gene | eral Call Enable | e bit (when ope | erating as I ² C s | slave) | | |
| | 1 = Enable in | nterrupt when | a general call | address is rec | eived in the I2C | xRSR (module | is enabled for |
| | <pre>receptior 0 = General</pre> | 1) call address di | isahled | | | | |
| bit 6 | STRFN SCI | x Clock Stretc | h Enable hit (w | hen operating | as l ² C slave) | | |
| 5100 | Used in coniu | unction with the | e SCLREL bit. | on operating | | | |
| | 1 = Enable so | oftware or rece | eive clock stret | ching | | | |
| | 0 = Disable s | oftware or rece | eive clock stret | tching | | | |

REGISTER 21-8: CiEC: ECAN[™] TRANSMIT/RECEIVE ERROR COUNT REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|------------------------------------|-----|-----|------|------------------------------------|------|-----------------|-------|
| | | | TERR | CNT<7:0> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | RERR | CNT<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is clea | ared | x = Bit is unkr | iown |
| L | | | | | | | , |

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

REGISTER 21-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

| R/W-0 F15BF | R/W-0 P<3:0> | R/W-0 | R/W-0 | R/W-0 F14F | R/W-0 | R/W-0 |
|---|---|--|---|---|---|---|
| F15BF | ?<3:0> | | | F14F | 30-3.0> | |
| | | F15BP<3:0> | | | | |
| | | | | | | bit 8 |
| | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| F13BF | ?<3:0> | | | F12E | 3P<3:0> | |
| | | | | | | bit 0 |
| | | | | | | |
| | | | | | | |
| pit | W = Writable | bit | U = Unimplem | nented bit, rea | ad as '0' | |
| OR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| F15BP<3:0> 1111 = Filter 1110 = Filter • • 0001 = Filter | : RX Buffer Wrii hits received in hits received in hits received in | tten when Fil RX FIFO bu RX Buffer 1 RX Buffer 1 | ter 15 Hits bits ıffer 4 | | | |
| <pre>0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0 F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 0001 = Filter hits received in RX Buffer 1 </pre> | | | | | | |
| <pre>0000 = Filter hits received in RX Buffer 0 F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14</pre> | | | | | | |
| F12BP<3:0> 1111 = Filter 1110 = Filter • • 0001 = Filter 0000 = Filter | : RX Buffer Writ hits received in hits received in hits received in hits received in | tten when Fil RX FIFO bu RX Buffer 1 RX Buffer 1 RX Buffer 1 RX Buffer 0 | ter 12 Hits bits ıffer 4 | | | |
| | R/W-0 F13BF F13BP<3:0> 1111 = Filter 1110 = Filter 0001 = Filter 0000 = Filter 0000 = Filter F14BP<3:0> 1111 = Filter 1110 = Filter 0001 = Filter 0000 = Filter F13BP<3:0> 1111 = Filter 1110 = Filter 0001 = Filter 0000 = Filter | R/W-0 R/W-0 F13BP<3:0> Dit W = Writable OR '1' = Bit is set F15BP<3:0>: RX Buffer Writ 111 = Filter hits received in 1110 = Filter hits received in 0001 = Filter hits received in 0001 = Filter hits received in 0001 = Filter hits received in 111 = Filter hits received in 0001 = Filter hits received in 110 = Filter hits received in 0001 = Filter hits received in 1110 = Filter hits received in 0001 = Filter hits received in 00001 = Filter hits receiv | R/W-0 R/W-0 R/W-0 F13BP<3:0> bit W = Writable bit OR '1' = Bit is set F15BP<3:0>: RX Buffer Written when Fil 1111 = Filter hits received in RX FIFO bu 110 = Filter hits received in RX Buffer 1 • • 0001 = Filter hits received in RX Buffer 1 • • 0001 = Filter hits received in RX Buffer 1 • • 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 0 F14BP<3:0>: RX Buffer Written when Fil 1111 = Filter hits received in RX Buffer 1 • < | R/W-0 R/W-0 R/W-0 F13BP<3:0> Dit W = Writable bit U = Unimplem OR '1' = Bit is set '0' = Bit is clear F15BP<3:0>: RX Buffer Written when Filter 15 Hits bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0 F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits 111 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits 111 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 14 . . . 0 | RW-0 R/W-0 R/W-0 R/W-0 F13BP<3:0> F12E Dit W = Writable bit U = Unimplemented bit, read OR '1' = Bit is set '0' = Bit is cleared F15BP<3:0>: RX Buffer Written when Filter 15 Hits bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 0 F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits 1111 = Filter hits received in RX Buffer 0 F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits 1111 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 14 . | RW-0 RW-0 R/W-0 R/W-0 R/W-0 F13BP<3:0> F12BP<3:0> F12BP<3:0> Dott W = Writable bit U = Unimplemented bit, read as '0' OR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr F15BP<3:0>: RX Buffer Written when Filter 15 Hits bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0 F13BP<3:0>: RX Buffer Written when Filter 14 Hits bits 1111 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 0 F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits 1111 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits 1111 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 |



| Bit Field | Register | RTSP Effect | Description |
|-----------|----------|----------------|--|
| SSS<2:0> | FSS | Immediate | Secure Segment Program Flash Code Protection Size bits |
| | | | (FOR 128K and 256K DEVICES) X11 = No secure program Flash segment Secure space is 8K IW less BS: 110 = Standard security; secure program Flash segment starts at end of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at end of BS, ends at 0x003FFE |
| | | | Secure space is 16K IW less BS: 101 = Standard security; secure program Flash segment starts at end of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at end of BS, ends at 0x007FFE |
| | | | <u>Secure space is 32K IW less BS:</u> 100 = Standard security; secure program Flash segment starts at end of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at end of BS, ends at 0x00FFFE |
| | | | (FOR 64K DEVICES) x11 = No Secure program Flash segment |
| | | | Secure space is 4K IW less BS: 110 = Standard security; secure program Flash segment starts at end of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at end of BS, ends at 0x001FFE |
| | | | Secure space is 8K IW less BS: 101 = Standard security; secure program Flash segment starts at end of BS, ends at 0x003FFE 001 = High security; secure program Flash segment starts at end of BS, ends at 0x003FFE |
| | | | Secure space is 16K IW less BS: 100 = Standard security; secure program Flash segment starts at end of BS, ends at 007FFEh 000 = High security; secure program Flash segment starts at end of BS, ends at 0x007FFE |
| RSS<1:0> | FSS | Immediate | Secure Segment RAM Code Protection bits 11 = No secure RAM defined 10 = Secure RAM is 256 bytes less BS RAM 01 = Secure RAM is 2048 bytes less BS RAM 00 = Secure RAM is 4096 bytes less BS RAM |
| GSS<1:0> | FGS | Immediate | General Segment Code-Protect bits 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at end of SS, ends at EOM 0x = High security; general program Flash segment starts at end of SS, ends at EOM |

TABLE 23-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

| Bit Field | Register | RTSP Effect | Description |
|-------------------|----------|---|---|
| GWRP | FGS | Immediate | General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected |
| IESO | FOSCSEL | Immediate | Two-Speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source |
| FNOSC<2:0> | FOSCSEL | If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate | Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator |
| FCKSM<1:0> | FOSC | Immediate | Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| OSCIOFNC | FOSC | Immediate | OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin |
| POSCMD<1:0> | FOSC | Immediate | Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode |
| FWDTEN | FWDT | Immediate | Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register.) |
| WINDIS | FWDT | Immediate | Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode |
| PLLKEN | FWDT | Immediate | PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid 0 = Clock switch will not wait for the PLL lock signal |
| WDTPRE | FWDT | Immediate | Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32 |
| WDT- POST<3:0> | FWDT | Immediate | Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • • |

TABLE 23-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

| Bit Field | Register | RTSP Effect | Description | |
|------------|----------|----------------|---|--|
| PWMPIN | FPOR | Immediate | Motor Control PWM Module Pin Mode bit 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins) | |
| HPOL | FPOR | Immediate | Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity | |
| LPOL | FPOR | Immediate | Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity | |
| FPWRT<2:0> | FPOR | Immediate | Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled | |
| JTAGEN | FICD | Immediate | JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled | |
| ICS<1:0> | FICD | Immediate | ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved | |

TABLE 23-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

FIGURE 26-24: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|--------------------------|----|-------------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X64) | X1 | | | 0.30 |
| Contact Pad Length (X64) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

APPENDIX A: MIGRATING FROM dsPIC33FJXXXMCX06/ X08/X10 DEVICES TO dsPIC33FJXXXMCX06A/ X08A/X10A DEVICES

The dsPIC33FJXXXMCX06A/X08A/X10A devices were designed to enhance the dsPIC33FJXXXMCX06/ X08/X10 families of devices.

In general, the dsPIC33FJXXXMCX06A/X08A/X10A devices are backward-compatible with dsPIC33FJXXXMCX06/X08/X10 devices; however, manufacturing differences may cause dsPIC33FJXXXMCX06A/X08A/X10A devices to behave differently from dsPIC33FJXXXMCX06/X08/X10 devices. Therefore, complete system test and characterization is recommended if dsPIC33FJXXXMCX06A/X08A/X10A devices are used to replace dsPIC33FJXXXMCX06/X08/X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable Configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

| IPC13 (Interrupt Priority Control 13) | 125 |
|--|-----|
| IPC14 (Interrupt Priority Control 14) | 126 |
| IPC15 (Interrupt Priority Control 15) | 127 |
| IPC16 (Interrupt Priority Control 16) | 128 |
| IPC17 (Interrupt Priority Control 17) | 129 |
| IPC2 (Interrupt Priority Control 2) | 114 |
| IPC3 (Interrupt Priority Control 3) | 115 |
| IPC4 (Interrupt Priority Control 4) | 116 |
| IPC5 (Interrupt Priority Control 5) | 117 |
| IPC6 (Interrupt Priority Control 6) | 118 |
| IPC7 (Interrupt Priority Control 7) | 119 |
| IPC8 (Interrupt Priority Control 8) | 120 |
| IPC9 (Interrupt Priority Control 9) | 121 |
| NVMCOM (Flash Memory Control) | 75 |
| OCxCON (Output Compare x Control) | 177 |
| OSCCON (Oscillator Control) | |
| OSCTUN (FRC Oscillator Tuning) | |
| PLLEBD (PLL Feedback Divisor) | 149 |
| PMD1 (Peripheral Module Disable Control 1) | 155 |
| PMD2 (Peripheral Module Disable Control 2) | 157 |
| PMD3 (Peripheral Module Disable Control 3) | 159 |
| PWMxCON1 (PWMx Control 1) | 184 |
| PWMxCON2 (PWMx Control 2) | 185 |
| PxDC1 (PWMx Duty Cycle 1) | 191 |
| PxDC2 (PWMx Duty Cycle 2) | 191 |
| PxDC3 (PWMx Duty Cycle 3) | 192 |
| PxDC4 (PWMx Duty Cycle 4) | 192 |
| PxDTCON1 (PWMx Dead-Time Control 1) | 186 |
| PxDTCON2 (PWMx Dead-Time Control 2) | 187 |
| PxFLTACON (PWMx Fault A Control) | 188 |
| PxFLTBCON (PWMx Fault B Control) | 189 |
| PxOVDCON (PWMx Override Control) | 190 |
| PxSECMP (PWMx Special Event Compare) | 183 |
| PxTCON (PWMx Time Base Control) | 181 |
| PxTMR (PWMx Timer Count Value) | 182 |
| PxTPER (PWMx Time Base Period) | 182 |
| QEIxCON (QEIx Control) | 194 |
| RCON (Reset Control) | 80 |
| SPIxCON1 (SPIx Control 1) | 200 |
| SPIxCON2 (SPIx Control 2) | 202 |
| SPIxSTAT (SPIx Status and Control) | 199 |
| SR (CPU STATUS) | 90 |
| SR (CPU Status) | 26 |
| T1CON (Timer1 Control) | 166 |
| TxCON (T2CON, T4CON, T6CON or | |
| T8CON Control) | 170 |
| TyCON (T3CON, T5CON, T7CON or | |
| T9CON Control) | 171 |
| UxMODE (UARTx Mode) | 213 |
| UxSTA (UARTx Status and Control) | 215 |
| Reset | |
| Clock Source Selection | 82 |
| Special Function Register States | 84 |
| Times | 82 |
| Reset Sequence | 85 |
| Resets | 79 |
| Revision History | 358 |

S

| - | |
|---------------------------------------|-----|
| Serial Peripheral Interface (SPI) | 197 |
| Software Simulator (MPLAB SIM) | |
| Software Stack Pointer, Frame Pointer | |
| CALL Stack Frame | 63 |
| Special Features of the CPU | 259 |
| SPI Module | |
| SPI1 Register Map | 51 |
| SPI2 Register Map | 51 |
| Symbols Used in Opcode Descriptions | |
| System Control | |
| Register Map | 62 |
| | |

Т

| • | |
|--|-----|
| Temperature and Voltage Specifications | |
| AC | 333 |
| Timer1 | 165 |
| Timer2/3, Timer4/5, Timer6/7 and Timer8/9 | 167 |
| Timing Characteristics | |
| CLKO and I/O | 293 |
| Timing Diagrams | |
| 10-Bit A/D Conversion (CHPS<1:0> = 01, | |
| SIMSAM = 0, ASAM = 0, | |
| SSRC<2:0> = 000) | 326 |
| 10-Bit A/D Conversion (CHPS<1:0> = 01, | |
| SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, | |
| SAMC<4:0> = 00001) | 327 |
| 12-Bit A/D Conversion (ASAM = 0, SSRC = 000) | 324 |
| CAN I/O | 320 |
| External Clock | 291 |
| I2Cx Bus Data (Master Mode) | 316 |
| I2Cx Bus Data (Slave Mode) | 318 |
| I2Cx Bus Start/Stop Bits (Master Mode) | 316 |
| I2Cx Bus Start/Stop Bits (Slave Mode) | 318 |
| Input Capture (CAPx) | 298 |
| Motor Control PWM | 300 |
| Motor Control PWM Fault | 300 |
| OC/PWM | 299 |
| Output Compare (OCx) | 298 |
| QEA/QEB Input | 301 |
| QEI Module Index Pulse | 302 |
| Reset, Watchdog Timer, Oscillator Start-up Timer | |
| and Power-up Timer | 294 |
| Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock | 296 |
| TimerQ (QEI Module) External Clock | 303 |
| Timing Requirements | |
| ADC Conversion (10-bit mode) | 337 |
| ADC Conversion (12-bit Mode) | 337 |
| CLKO and I/O | 293 |
| External Clock | 291 |
| Input Capture | 298 |
| SPIx Master Mode (CKE = 0) | 334 |
| SPIx Module Master Mode (CKE = 1) | 334 |
| SPIx Module Slave Mode (CKE = 0) | 335 |
| SPIx Module Slave Mode (CKE = 1) | 335 |
| | |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| | ds | PIC 33 FJ 256 MC7 10 A T I / PT - XXX | Examples: | |
|---|---------------------------------------|---|---|--|
| Microchip Tradema Architecture Flash Memory Fam Program Memory S Product Group Pin Count Revision Level Tape and Reel Flag Temperature Rang Package Pattern | ark Size (KB) g (if applic e | | a) dsPIC33FJ256MC710ATI/PT: Motor Control dsPIC33, 64-Kbyte program memory, 64-pin, Industrial temperature, TQFP package. | |
| Architecture: | 33 = | 16-bit Digital Signal Controller | | |
| Flash Memory Family: | FJ = | Flash program memory, 3.3V | | |
| Product Group: | MC5 = MC7 = | Motor Control family Motor Control family | | |
| Pin Count: | 06 = 08 = 10 = | 64-pin 80-pin 100-pin | | |
| Temperature Range: | I = E = H = | -40°C to +85°C (Industrial) -40°C to +125°C (Extended) -40°C to +150°C (High) | | |
| Package: | PT = PF = MR = | 10x10 or 12x12 mm TQFP (Thin Quad Flatpack) 14x14 mm TQFP (Thin Quad Flatpack) 9x9 mm QFN (Plastic Quad Flatpack) | | |
| Pattern | Three-dig (blank oth | it QTP, SQTP, Code or Special Requirements erwise) | | |