

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc710a-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXMCX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "16-bit MCU and DSC Programmer's *Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXMCX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXMCX06A/X08A/X10A devices are a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF)
- 2. Signed or unsigned DSP multiply (US)
- 3. Conventional or convergent rounding (RND)
- 4. Automatic saturation on/off for AccA (SATA)
- 5. Automatic saturation on/off for AccB (SATB)
- 6. Automatic saturation on/off for writes to data memory (SATDW)
- 7. Accumulator Saturation mode selection (ACCSAT)

Table 2-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

	SUIVIIVIAR I	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

TABLE 3-1: DSP INSTRUCTIONS SUMMARY

IADLE 4	-19.	DIVIA	REGIS			NTINUE	נט											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								Р	AD<15:0>								0000
DMA5CNT	03C6	_	_	_	_	_	_					CN	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	—	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC	STA<15:0> 0000												0000				
DMA6STB	03CE	STB<15:0> 0000											0000					
DMA6PAD	03D0								Р	AD<15:0>								0000
DMA6CNT	03D2	—	—	—	_	—						CN	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW		—	—		—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	_	—	_	_		_	—				I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								Р	AD<15:0>								0000
DMA7CNT	03DE	E 0000																
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_	_	_	_		LSTCH	1<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS	ADR<15:0>								0000

TABLE 4-19: DMA REGISTER MAP (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJXXXMCX06A/X08A/X10A

All

TABLE 4-23: ECAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 OR 1 FOR dsPIC33FJXXXMC708A/710A DEVICES File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 2 Bit 11

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset
C2CTRL1	0500	_	_	CSIDL	ABAT	_	RI	EQOP<2:0	>	OPN	MODE<2:0	>		CANCAP	_	_	WIN	0480
C2CTRL2	0502	—	—	—	—	—	_		—	_	—	—		C	ONCNT<4:0)>		0000
C2VEC	0504	—	—	—		FI	LHIT<4:0>			_				ICODE<6:	0>			0000
C2FCTRL	0506	C	DMABS<2:0	>	_	—	_	_	—	—	—	—			FSA<4:0>			0000
C2FIFO	0508	—	—			FBP<	5:0>			_	—			FNRE	3<5:0>			0000
C2INTF	050A	—	—	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	—	_	—	_	—	_	_	—	IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E				TERRCN	T<7:0>							RERRCI	NT<7:0>				0000
C2CFG1	0510	—	—	—	—	—	_		—	SJW<	1:0>			BRP	<5:0>			0000
C2CFG2	0512	—	WAKFIL	—	—	—	SE	G2PH<2:0)>	SEG2PHTS	SAM	SI	EG1PH<2	:0>	P	RSEG<2:0)>	0000
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C2FMSKSEL1	0518	F7MSł	K<1:0>	F6MS	K<1:0>	F5MSI	< <1:0>	F4MS	K<1:0>	F3MSK-	<1:0>	F2MS	< <1:0>	F1MS	K<1:0>	F0MS	K<1:0>	0000
C2FMSKSEL2	051A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSI	K<1:0>	F8MS	K<1:0>	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: ECAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 FOR dsPIC33FJXXXMC708A/710A DEVICES

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	e definition	when WIN	= x							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF09	RXOVF08	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C2RXOVF2	052A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C2TR01CON	0530	TXEN1	TX ABAT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PR	l<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PR	l<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PR	l<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	EN7 TX7PRI<1:0>		TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PR	l<1:0>	xxxx
C2RXD	0540		ECAN2 Recieved Data Word xxxx															
C2TXD	0542							EC	CAN2 Trans	mit Data We	ord							xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTG REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	—	—	TRISG9	TRISG8	TRISG7	TRISG6	—	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	—	_	RG3	RG2	RG1	RG0	xxxx
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG	06E4	ODCG15	ODCG14	ODCG13	ODCG12	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for high pin count devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-33: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	—	—	—	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	xxxx(1)
OSCCON	0742	_	(COSC<2:0	>	_	1	NOSC<2:0	>	CLKLOCK	_	LOCK	_	CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	I	DOZE<2:0	>	DOZEN	F	RCDIV<2:0)>	PLLPOS	T<1:0>	_		F	PLLPRE<4:	:0>		3040
PLLFBD	0746	_	_	_	_	_	_	_	– PLLDIV<8:0>						0030			
OSCTUN	0748	_	_	_	_	_	_	_	_	—	_			TUN	N<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and type of Reset.

TABLE 4-34: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	—	—	—	—	—	ERASE	—	—	NVMOP<3:0> 0			0000(1)	
NVMKEY	0766	—	_	_	—	—		_	—				NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-35: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD		—	_	_	-	_	—	—	—	_	I2C2MD	AD2MD	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for high pin count devices.

4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

1. TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

U-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 - DMA1E ADTIE UTXE UTXE SPITE SPITE TSE bit 15 Bit 8 SPITE SPITE SPITE SPITE Dit 8 RW-0 RW-0 <td< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>								
→ DMA1E AD11E U1TXLE U1RXLE SP11E SP11E T3E bit 15 - - bit 2 bit 3 FRW-0 RW-0 R	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 UNEXPLOYED STATES AND A CONTROL OF A STATES AND A		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 T2IE OC2IE IC2IE DMAOIE T1IE OC1IE IC1IE INTOIE bit 7 bit 0 bit 0 Elegend: IC1IE IC1IE INTOIE R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' it 0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' DMANIE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 11 U1TXE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 12 U1TXE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 14 UMRXE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 15 Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 16 SPI1EI: ESPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enab	bit 15							bit 8
RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 T2IE OC2IE IC2IE DMA0IE T1IE OC1IE IC1IE INTOIE bit 7 Edgend: R R Bit 3	r							
T2E OC2IE IC2IE DMA0IE T1IE OC1IE IC1IE INTOIE bit 7 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 is cleared x = Bit is unknown bit 13 DMATE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 is cleared x = Bit is unknown bit 14 DMATE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 interrupt request not enabled 0 interrupt request not enabled	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA11E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 13 AD11E: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request n	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 bit 13 ADIE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled bit 14 UTXIE: UAR11 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled bit 12 UTXIE: UAR11 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled bit 11 UTRXIE: UAR11 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPH1E: IS P11 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPH1E: IS P11 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3E: Timer 7 Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3E: Timer 7 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2E: Timer 7 Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3E: Timer 7 Interrupt Enable bit	bit 7							bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
R = Readable bit W = Writable bit 0 = Ohimplemented bit, read as 0 .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0	Legend:	- h:4		L :4		manted bit was	d aa (0)	
i=1 = value at POR 1 = bit is set 0 = bit is cleared X = bit is divided bit 15 Unimplemented: Read as '0' 1 = interrupt request not enabled 1 = interrupt request not enabled bit 13 AD1E: ADC1 Conversion Complete Interrupt Enable bit 1 = interrupt request not enabled bit 12 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 12 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Transmitter Interrupt Enable bit 1 = interrupt request not enabled bit 11 UTIXIE: UART1 Receiver Interrupt Enable bit 1 = interrupt request not enabled bit 10 SPHIEI: SPI1 Evron Interrupt Enable bit 1 = interrupt request not enabled bit 8 TJE: Timer3 Interrupt Enable bit 1 = interrupt request not enabled bit 7 TZE: Timer3 Interrupt Enable bit 1 = interrupt request not enabled bit 7 TZE: Timer2 Interrupt Enable bit 1 = interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrup	R = Readable		vv = vvritable		0 = 0 minipier	mented bit, read	Jas U	
bit 15 Unimplemented: Read as '0' bit 14 DMA1IE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request neabled 0 = Interrupt request not enabled bit 13 AD1IE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 3 C2IE: input Campare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled bit 4 Interrupt request enabled bit 5 C2IE: input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 5 Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 4 Interrupt request enabled bit 3 Interrupt request enabled bit 4 Interrupt request enabled bit 3 Interrupt request enabled bit 4 Interrupt request enabled bit 3 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt reques	-n = value at	PUR	I = DILIS SE					JOWIT
bit 14 DMA1E: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request on cenabled bit 13 AD1E: ADC 1 Conversion Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 13 AD1E: ADC 1 Conversion Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 14 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EI: SPI1 Event Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 C2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 C2IE: Timer2 Interrupt Enable bit	hit 15	Unimplemen	ted: Read as '	0'				
Init interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled	hit 14	DMA1IF: DM	A Channel 1 C	∘)ata Transfer (Complete Inter	runt Enable bit		
0 = Interrupt request not enabled bit 13 AD1E: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 12 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Inter	bit i i	1 = Interrupt I	request enable	d				
bit 13 AD1IE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 9 SPI1EE: SPI1 Evron Interrupt Enable bit 1 = Interrupt request not enabled bit 8 TIE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 TIE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 OC2E: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 CIE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled bit 12 UTXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 1 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interru	bit 13	AD1IE: ADC1	1 Conversion C	Complete Inter	rupt Enable bit	t		
bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 11 U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt i	request enable	d				
bit 12 UT IAE: UART I transmitter interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 11 UTRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EI: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EI: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 8 TIBE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 7 TIBE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 5 ICZIE: Input Capture Channel 2 Interrupt Enable bit 1 = Interru	1.1.40		request not en	abled				
bit 11 UIRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 11 UIRXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled bit 7 T2IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 IMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 5 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 5 T1E: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 7 Imater Interrupt Enable bit 1 = Interrupt request not enabled bit 8 Imater Interrupt Enable bit 1 = Interrupt Request not enabled	DIT 12		RI1 Iransmitte	r interrupt Ena	adie dit			
bit 11 U1RXIE: UART Receiver Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 TIE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled <		0 = Interrupt i	request enable	abled				
1 = Interrupt request enabled bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled </td <td>bit 11</td> <td>U1RXIE: UAF</td> <td>RT1 Receiver I</td> <td>nterrupt Enab</td> <td>le bit</td> <td></td> <td></td> <td></td>	bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enab	le bit			
bit 10 SPI1E: SPI1 Event Interrupt Enabled bit 10 SPI1E: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled bit 9 SPI1EE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit		1 = Interrupt ı	request enable	d				
bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled <td></td> <td>0 = Interrupt i</td> <td>request not en</td> <td>abled</td> <td></td> <td></td> <td></td> <td></td>		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt	bit 10	SPI1IE: SPI1	Event Interrup	t Enable bit				
bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled <t< td=""><td></td><td>1 = Interrupt i</td><td>request enable</td><td>d abled</td><td></td><td></td><td></td><td></td></t<>		1 = Interrupt i	request enable	d abled				
bit 0 Life interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled	bit 9	SPI1FIF: SPI	1 Error Interru	nt Enable bit				
0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled <		1 = Interrupt i	request enable	d				
bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled <td></td> <td>0 = Interrupt i</td> <td>request not en</td> <td>abled</td> <td></td> <td></td> <td></td> <td></td>		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request not enabled	bit 8	T3IE: Timer3	Interrupt Enab	le bit				
bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		1 = Interrupt I	request enable	d				
bit 7 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled	hit 7	0 = Interrupt i	Interrunt Ench	ableu Jo hit				
bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt i	request enable	d JIC				
bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 1 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled	bit 6	OC2IE: Outpu	ut Compare Ch	nannel 2 Interr	rupt Enable bit			
0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		1 = Interrupt i	request enable	d				
bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled		0 = Interrupt i	request not en	abled				
bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled	bit 5	IC2IE: Input C	Capture Chann	el 2 Interrupt	Enable bit			
bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt i 0 = Interrupt i	request enable	a abled				
<pre>1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled</pre>	bit 4	DMA0IE: DM	A Channel 0 D	ata Transfer (Complete Interr	rupt Enable bit		
0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		1 = Interrupt ı	request enable	d				
bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled		0 = Interrupt i	request not en	abled				
1 = Interrupt request enabled	bit 3	T1IE: Timer1	Interrupt Enab	le bit				
0 = Interrupt request not enabled		1 = Interrupt i	request enable	a abled				

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

© 2009-2012 Microchip Technology Inc.

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

11.0		11.0	11.0	11.0	11.0	11.0	11.0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
		_			_	_	hit 8
bit 10							Dit O
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE	_	U2EIE	U1EIE	FLTBIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-8	Unimplemer	nted: Read as '	0'				
bit 7	C2TXIE: ECA	AN2 Transmit D	ata Request I	nterrupt Enabl	e bit		
	1 = Interrupt	request enable	d				
hit C		NI1 Transmit C		ntorrunt Engli	a hit		
DILO		ANT Transmit L	ata Request i	nterrupt Enabl	e bit		
	1 = Interrupt 0 = Interrupt	request enable	abled				
bit 5	DMA7IE: DM	IA Channel 7 D	ata Transfer C	Complete Enab	ole Status bit		
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 4	DMA6IE: DM	IA Channel 6 D	ata Transfer C	Complete Enat	ole Status bit		
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 3	Unimplemer	ited: Read as '	0'				
bit 2	U2EIE: UAR	T2 Error Interru	pt Enable bit				
	1 = Interrupt	request enable	d				
L:1.4		request not ena					
DIT		11 Error Interru					
	$\perp = interrupt$ 0 = Interrupt	request enable	u abled				
bit 0	FLTBIE: PW	M Fault B Inter	upt Enable bit	t			
•	1 = Interrupt	request enable	d	-			
	0 = Interrupt	request not ena	abled				

		_	-				
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	_		QEIIP<2:0>	
bit 15	·						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		PWMIP<2:0>				C2IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15-11	Unimplemen	ted: Read as '0)'				
bit 10-8	QEIIP<2:0>:	QEI Interrupt Pi	riority bits				
	111 = Interrup	pt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 7	Unimplemen	ted: Read as '0)'				
bit 6-4	PWMIP<2:0>	: PWM Interrup	t Priority bits	6			
	111 = Interrup	pt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 3	Unimplemen	ted: Read as '0)'				
bit 2-0	C2IP<2:0>: E	CAN2 Event In	terrupt Prior	ity bits			
	111 = Interrup	pt is priority 7 (r	highest priori	ty interrupt)			
	•						
	•						
	001 = Interrup	pt is priority 1					
	000 = Interrup	pt source is disa	abled				

REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXMCX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., the UART Receive register and Input Capture 1 buffer) and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers, and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXMCX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels. Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data, either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte-sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- · Automatic or manual initiation of block transfers.
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_		PLLDIV<8>
bit 15		·			•		bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLD	V<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemer	ted: Read as '	כ'				
bit 8-0	PLLDIV<8:0:	>: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	000000000	= 2					
	00000001	= 3					
	000000010:	= 4					
	•						
	000110000	= 50 (default)					
	•						
	•						
	•						
	111111111	= 513					

Note 1: This register is reset only on a Power-on Reset (POR).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	—	—	—	
bit 15				•			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	
bit 15-8	Unimplemen	ted: Read as 'd)'					
bit 7	DTS4A: Dead	d-Time Select fo	or PWM4 Sigr	nal Going Activ	ve bit			
	1 = Dead time	e provided from	Unit B					
	0 = Dead time	e provided from	Unit A					
bit 6	DTS4I: Dead-	-Time Select for	r PWM4 Signa	al Going Inacti	ve bit			
	1 = Dead time	e provided from	Unit B					
hit E		e provided ironi d Time Select fr		al Caina Aati	va hit			
DIL 5	1 = Dead time	a provided from	l Init B	ial Going Activ	e bit			
	0 = Dead time	e provided from	Unit A					
bit 4	DTS3I: Dead-	-Time Select for	r PWM3 Signa	al Going Inacti	ve bit			
	1 = Dead time	e provided from	Unit B	U				
	0 = Dead time provided from Unit A							
bit 3	DTS2A: Dead	d-Time Select fo	or PWM2 Sigr	nal Going Activ	ve bit			
	1 = Dead time	e provided from	Unit B					
	0 = Dead time provided from Unit A							
bit 2	DTS2I: Dead	-Time Select for	r PWM2 Signa	al Going Inacti	ve bit			
1 = Dead time provided from Unit B								
bit 1	0 - Deau unie provided from Onit A							
DIT I	1 = Dead time provided from Unit B							
	0 = Dead time	e provided from	Unit A					
bit 0	DTS1I: Dead-	-Time Select for	r PWM1 Signa	al Going Inacti	ve bit			
	1 = Dead time	e provided from	Unit B	-				
	0 = Dead time	e provided from	Unit A					

REGISTER 16-8: PxDTCON2: PWMx DEAD-TIME CONTROL REGISTER 2

REGISTER 21-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		_	_	_	
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW<	<1:0>			BRF	P<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as ')'				
bit 7-6	SJW<1:0>: S	ynchronization	Jump Width I	oits			
	11 = Length is	s 4 x Tq					
	10 = Length is	s 3 x TQ					
	01 = Length is	SZXIQ SIXTO					
bit 5-0	BRP<5:0>: F	Baud Rate Pres	caler bits				
	$11 \ 1111 = T_{0}$	$Q = 2 \times 64 \times 1/I$	-CAN				
	•						
	•						
	•						
	00 0010 = Tq = 2 x 3 x 1/Fcan						
	$00 \ 0001 = T$	$Q = 2 \times 2 \times 1/Fc$	CAN				
	$00 \ 0000 = T$	Q = 2 x 1 x 1/Fo	CAN				



AC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC
		Oscillator Crystal Frequency	3.5 10 —		10 40 33	MHz MHz kHz	XT HS SOSC
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns	_
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25	_	DC	ns	—
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	_	20	ns	EC
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	_	ns	—
OS41	TckF	CLKO Fall Time ⁽³⁾		5.2	_	ns	_
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V, TA = +25°C

TABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is preliminary. This parameter is characterized, but not tested in manufacturing.



FIGURE 26-12: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

TABLE 26-30: QEI INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Op (unless othe Operating ter	perating Cond erwise stated mperature -4	ditions: 3) 40°C ≤ TA 40°C ≤ TA	8.0V to 3 A ≤ +85° A ≤ +125°	. 6∨ C for Industrial C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾		Min	Max	Units	Conditions
TQ50	TqiL	Filter Time to Recognize Low with Digital Filter		3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ51	TqiH	Filter Time to Recognize High with Digital Filter		3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)		3 TCY	_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length





	Ν	IILLIMETER	S	
Dimension	Dimension Limits			MAX
Contact Pitch	Contact Pitch E			
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

APPENDIX B: REVISION HISTORY

Revision A (May 2009)

This is the initial released version of the document.

Revision B (October 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Digital Signal Controllers (up to 256 KB Flash and 30 KB SRAM) with Motor Control and Advanced Analog"	Added information on high temperature operation (see " Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 22-1).
Section 23.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 23.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 23-1).
Section 26.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 26-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 26-40).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 26-17).
	Updated the Internal LPRC Accuracy parameters (see Table 26-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a, AD24a, AD23b, and AD24b (see Table 26-46).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23c, AD24c, AD23d, and AD24d (see Table 26-46).
Section 27.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

Section Name	Update Description
Section 26.0 "Electrical Characteristics"	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 26-4).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 26-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 26-18).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 26-20).
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 26-43).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 26-44).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 26-45).
	Added DMA Read/Write Timing Requirements (see Table 26-48).
Section 27.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 27-2).
	Updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 27-14).
	Updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 27-16).

TABLE B-2: MAJOR SECTION UPDATES (CONTINUED)

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support