



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	HCS12X
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	91
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.72V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12xeq384mal

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	A.6.1	Startup	236
	A.6.2	Oscillator 1	238
	A.6.3	Phase Locked Loop	239
A.7	External	l Interface Timing	241
	A.7.1	MSCAN	241
	A.7.2	SPI Timing 1	241
	A.7.3	External Bus Timing 1	247

# Appendix B

# **Package Information**

<b>B</b> .1	208 MAPBGA	1259
<b>B</b> .2	144-Pin LQFP	1259
<b>B.3</b>	112-Pin LQFP Package	1261
<b>B.</b> 4	80-Pin QFP Package	1262

# Appendix C PCB Layout Guidelines

## Appendix D Derivative Differences

D.1	Memory Sizes and Package Options S12XE - Family	1268
D.2	Pinout explanations:	1270

# Appendix E

# **Detailed Register Address Map**

# Appendix F Ordering Information



	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α	N.C.	N.C.	PP7	PM0	PM1	PF5	PF3	PF1	PJ6	PS6	PS5	PS3	PM6	PAD19	N.C.	N.C.
в	N.C.	PP2	PP6	PF7	PF6	PF4	PF2	PF0	TEST	PS4	PS1	PAD23	PAD21	PAD18	PAD31	N.C.
с	PJ2	PP1	PP4	PP5	PK7	PM2	PM4	PJ5	PS7	PS2	PM7	PAD20	VRL	PAD16	PAD07	PAD14
D	PK1	PJ3	PP0	PP3	VDDX	PM3	PM5	PJ4	PJ7	VDDX	PS0	PAD22	VRH	PAD17	PAD30	PAD29
Е	PK0	PK3	PK2	PK6									VSSA	PAD15	PAD06	PAD28
F	PR1	PR0	PT0	VDDX									VDDA	PAD05	PAD13	PAD27
G	PT2	PT3	PR2	PT1			VSSX	VSSX	VSSX	VSSX			VDDA	PAD12	PAD04	PAD11
н	PR3	PR4	PT4	VDDF			vssx	VSSX	VSSX	VSSX			VSSA	PAD26	PAD03	PAD10
J	PT5	PR5	PT6	VSS1			vssx	VSSX	VSSX	VSSX			VSS2	PAD09	PAD25	PAD02
к	PR6	PT7	PK4	PR7			vssx	VSSX	VSSX	VSSX			VDD	PD7	PAD24	PAD01
L	PK5	PJ1	BKGD	VDDX									VDDX	PD4	PAD00	PAD08
М	PJ0	PC0	PB1	PC1									PA6	PA2	PD5	PD6
Ν	PC2	PC3	PB2	PC7	PL1	PE6	VDDX	VDDR	VSS3	РНЗ	PH1	VDDX	PE1	PA1	PA5	PA7
Ρ	PB0	PB3	PB4	PC4	PL2	PL0	PE4	RESET	PL7	PL6	PH0	PE2	PE0	PA0	PA3	PA4
R	N.C.	PB5	PB6	PB7	PC6	PH6	PH4	PE5	VSS PLL	VDD PLL	PH2	PL4	PD1	PD3	PE3	N.C.
т	N.C.	N.C.	PC5	PL3	PH7	PH5	PE7	VSS PLL	EXTAL	XTAL	VDD PLL	PL5	PD0	PD2	N.C.	N.C.

Figure 1-4. - Pin Assignments, 208 MAPBGA Package



## 1.4.1.5 Emulation of Single-Chip Mode

Developers use this mode for emulation systems in which the user's target application is normal singlechip mode. Code is executed from external memory or from internal memory depending on the state of ROMON and EROMON bit. In this mode the internal operation is visible on external bus interface.

## 1.4.1.6 Special Test Mode

This is for Freescale internal use only.

## 1.4.2 Power Modes

The MCU features two main low-power modes. Consult the respective module description for module specific behavior in system stop, system pseudo stop, and system wait mode. An important source of information about the clock system is the Clock and Reset Generator description (CRG).

## 1.4.2.1 System Stop Modes

The system stop modes are entered if the CPU executes the STOP instruction unless either the XGATE is active or an NVM command is active. The XGATE is active if it executes a thread or the XGFACT bit in the XGMCTL register is set. Depending on the state of the PSTP bit in the CLKSEL register the MCU goes into pseudo stop mode or full stop mode. Please refer to CRG description. Asserting RESET, XIRQ, IRQ or any other interrupt that is not masked exits system stop modes. System stop modes can be exited by XGATE or CPU activity independently, depending on the configuration of the interrupt request. If System-Stop is exited on an XGATE request then, as long as the XGATE does not set an interrupt flag on the CPU and the XGATE fake activity bit (FACT) remains cleared, once XGATE activity is completed System Stop mode will automatically be re-entered.

If the CPU executes the STOP instruction whilst XGATE is active or an NVM command is being processed, then the system clocks continue running until XGATE/NVM activity is completed. If a non-masked interrupt occurs within this time then the system does not effectively enter stop mode although the STOP instruction has been executed.

## 1.4.2.2 Full Stop Mode

The oscillator is stopped in this mode. By default all clocks are switched off and all counters and dividers remain frozen. The Autonomous Periodic Interrupt (API) and ATD modules may be enabled to self wake the device. A Fast wake up mode is available to allow the device to wake from Full Stop mode immediately on the PLL internal clock without starting the oscillator clock.

## 1.4.2.3 Pseudo Stop Mode

In this mode the system clocks are stopped but the oscillator is still running and the real time interrupt (RTI) and watchdog (COP), API and ATD modules may be enabled. Other peripherals are turned off. This mode consumes more current than system stop mode but, as the oscillator continues to run, the full speed wake up time from this mode is significantly shorter.



## NOTE

Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read on PTT or PTIT registers, when changing the DDRT register.

# 2.3.24 Port T Reduced Drive Register (RDRT)

Access: User read/write<sup>(1)</sup> Address 0x0243 5 2 7 6 4 3 0 1 R RDRT7 RDRT6 RDRT5 RDRT4 RDRT3 RDRT2 RDRT0 RDRT1 W 0 0 0 0 0 Reset 0 0 0

Figure 2-22. Port T Reduced Drive Register (RDRT)

1. Read: Anytime. Write: Anytime.

### Table 2-23. RDRT Register Field Descriptions

Field	Description
7-0 RDRT	<ul> <li>Port T reduced drive—Select reduced drive for outputs</li> <li>This register configures the drive strength of output pins 7 through 0 as either full or reduced independent of the function used on the pins. If a pin is used as input this bit has no effect.</li> <li>1 Reduced drive selected (approx. 1/5 of the full drive strength).</li> <li>0 Full drive strength enabled.</li> </ul>

# 2.3.25 Port T Pull Device Enable Register (PERT)

Address 0x0244

Access: User read/write<sup>(1)</sup>

_	7	6	5	4	3	2	1	0
R W	PERT7	PERT6	PERT5	PERT4	PERT3	PERT2	PERT1	PERT0
Reset	0	0	0	0	0	0	0	0

Figure 2-23. Port T Pull Device Enable Register (PERT)

1. Read: Anytime. Write: Anytime.

### Table 2-24. PERT Register Field Descriptions

Field	Description
7-0 PERT	<ul> <li>Port T pull device enable—Enable pull devices on input pins</li> <li>These bits configure whether a pull device is activated, if the associated pin is used as an input. This bit has no effect if the pin is used as an output. Out of reset no pull device is enabled.</li> <li>1 Pull device enabled.</li> <li>0 Pull device disabled.</li> </ul>



## 2.3.57 Port H Pull Device Enable Register (PERH)



Write: Anytime.

#### Table 2-53. PERH Register Field Descriptions

Field	Description
7-0 PERH	<ul> <li>Port H pull device enable—Enable pull devices on input pins</li> <li>These bits configure whether a pull device is activated, if the associated pin is used as an input. This bit has no effect if the pin is used as an output. Out of reset no pull device is enabled.</li> <li>1 Pull device enabled.</li> <li>0 Pull device disabled.</li> </ul>

# 2.3.58 Port H Polarity Select Register (PPSH)

Address	Address 0x0265 Access: User read/write <sup>(1)</sup>							
_	7	6	5	4	3	2	1	0
R W	PPSH7	PPSH6	PPSH5	PPSH4	PPSH3	PPSH2	PPSH1	PPSH0
Reset	0	0	0	0	0	0	0	0

### Figure 2-56. Port H Polarity Select Register (PPSH)

1. Read: Anytime. Write: Anytime.

### Table 2-54. PPSH Register Field Descriptions

Field	Description
7-0 PPSH	<ul> <li>Port H pull device select—Determine pull device polarity on input pins</li> <li>This register serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting a pull- up or pull-down device if enabled.</li> <li>1 A rising edge on the associated Port H pin sets the associated flag bit in the PIFH register. A pull-down device is connected to the associated Port H pin, if enabled by the associated bit in register PERH and if the port is used as input.</li> <li>0 A falling edge on the associated Port H pin, if enabled by the associated flag bit in the PIFH register. A pull-up device is connected to the associated Port H pin, if enabled by the associated bit in register PERH and if the port is used as input.</li> </ul>

### Table 2-57. PTJ Register Field Descriptions (continued)

Field	Description
1 PTJ	Port J general purpose input/output data—Data Register This pin is associated with the TXD signal of SCI2. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.
0 PTJ	Port J general purpose input/output data—Data Register This pin is associated with the TXD signal of SCI2 and chip select output CS3. The SCI function takes precedence over the chip select and general purpose I/O function if the SCI2 is enabled. The chip select takes precedence over the general purpose I/O. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.

# 2.3.62 Port J Input Register (PTIJ)



Figure 2-60. Port J Input Register (PTIJ)

1. Read: Anytime.

Write:Never, writes to this register have no effect.

### Table 2-58. PTIJ Register Field Descriptions

Field	Description
7-0	<b>Port J input data</b> —
PTIJ	This register always reads back the buffered state of the associated pins. This can also be used to detect overload or short circuit conditions on output pins.

# 2.3.63 Port J Data Direction Register (DDRJ)

Address (	0x026A						Access: Use	er read/write <sup>(1)</sup>
	7	6	5	4	3	2	1	0
R W	DDRJ7	DDRJ6	DDRJ5	DDRJ4	DDRJ3	DDRJ2	DDRJ1	DDRJ0
Reset	0	0	0	0	0	0	0	0

Figure 2-61. Port J Data Direction Register (DDRJ)



# 8.3.2.2 Debug Status Register (DBGSR)

Address: 0x0021



### Figure 8-4. Debug Status Register (DBGSR)

### Read: Anytime

Write: Never

### Table 8-8. DBGSR Field Descriptions

Field	Description
7 TBF	<b>Trace Buffer Full</b> — The TBF bit indicates that the trace buffer has stored 64 or more lines of data since it was last armed. If this bit is set, then all 64 lines will be valid data, regardless of the value of DBGCNT bits CNT[6:0]. The TBF bit is cleared when ARM in DBGC1 is written to a one. The TBF is cleared by the power on reset initialization. Other system generated resets have no affect on this bit.
6 EXTF	<ul> <li>External Tag Hit Flag — The EXTF bit indicates if a tag hit condition from an external TAGHI/TAGLO tag was met since arming. This bit is cleared when ARM in DBGC1 is written to a one.</li> <li>0 External tag hit has not occurred</li> <li>1 External tag hit has occurred</li> </ul>
2–0 SSF[2:0]	<b>State Sequencer Flag Bits</b> — The SSF bits indicate in which state the State Sequencer is currently in. During a debug session on each transition to a new state these bits are updated. If the debug session is ended by software clearing the ARM bit, then these bits retain their value to reflect the last state of the state sequencer before disarming. If a debug session is ended by an internal trigger, then the state sequencer returns to state0 and these bits are cleared to indicate that state0 was entered during the session. On arming the module the state sequencer enters state1 and these bits are forced to SSF[2:0] = 001. See Table 8-9.

SSF[2:0]	Current State
000	State0 (disarmed)
001	State1
010	State2
011	State3
100	Final State
101,110,111	Reserved

### Table 8-9. SSF[2:0] — State Sequence Flag Bit Encoding



# 9.1.4.2 Special Single Chip Mode (SS)

- BDM firmware commands are disabled.
- BDM hardware commands are restricted to the register space.
- Execution of Flash and EEPROM commands is restricted. Please refer to the NVM block guide for details.
- Tracing code execution using the DBG module is disabled.
- Debugging XGATE code (breakpoints, single-stepping) is disabled.

Special single chip mode means BDM is active after reset. The availability of BDM firmware commands depends on the security state of the device. The BDM secure firmware first performs a blank check of both the Flash memory and the EEPROM. If the blank check succeeds, security will be temporarily turned off and the state of the security bits in the appropriate Flash memory location can be changed If the blank check fails, security will remain active, only the BDM hardware commands will be enabled, and the accessible memory space is restricted to the peripheral register area. This will allow the BDM to be used to erase the EEPROM and Flash memory without giving access to their contents. After erasing both Flash memory and EEPROM, another reset into special single chip mode will cause the blank check to succeed and the options/security byte can be programmed to "unsecured" state via BDM.

While the BDM is executing the blank check, the BDM interface is completely blocked, which means that all BDM commands are temporarily blocked.

# 9.1.4.3 Expanded Modes (NX, ES, EX, and ST)

- BDM operation is completely disabled.
- Internal Flash memory and EEPROM are disabled.
- Execution of Flash and EEPROM commands is restricted. Please refer to the FTM block guide for details.
- Tracing code execution using the DBG module is disabled.
- Debugging XGATE code (breakpoints, single-stepping) is disabled

# 9.1.5 Unsecuring the Microcontroller

Unsecuring the microcontroller can be done by three different methods:

- 1. Backdoor key access
- 2. Reprogramming the security bits
- 3. Complete memory erase (special modes)

# 9.1.5.1 Unsecuring the MCU Using the Backdoor Key Access

In normal modes (single chip and expanded), security can be temporarily disabled using the backdoor key access method. This method requires that:

• The backdoor key at 0xFF00–0xFF07 (= global addresses 0x7F\_FF00–0x7F\_FF07) has been programmed to a valid value.



this register to a channel priority level (non-zero value) selects the corresponding Initial Stack Pointer Registers XGISP74 or XGISP31 (see Table 10-6).





## Read: Anytime

Write: Anytime

### Table 10-5. XGISPSEL Field Descriptions

Field	Description
1-0	<b>Register select</b> — Determines whether XGISP74, XGISP31, or XGVBR is mapped to "Module Base +0x0006".
XGISPSEL[1:0]	See Table 10-6.

### Table 10-6. XGISP74, XGISP31, XGVBR Mapping

XGISPSEL[1:0]	Register Mapped to "Module Base +0x0006"
3	Reserved
2	XGISP74
1	XGISP31
0	XGVBR

## 10.3.1.5 XGATE Initial Stack Pointer for Interrupt Priorities 7 to 4 (XGISP74)

The XGISP74 register is intended to point to the stack region that is used by XGATE channels of priority 7 to 4. Every time a thread of such priority is started, RISC core register R7 will be initialized with the content of XGISP74.





Read: Anytime

Write: Only if XGATE requests are disabled (XGE = 0) and idle (XGCHID = \$00))













# 16.4 Functional Description

## 16.4.1 General

This section provides a complete functional description of the MSCAN.

## 16.4.2 Message Storage



Figure 16-39. User Model for Message Buffer Organization



ter 17 Periodic Interrupt Timer (S12PIT24B8CV2)

Module	Module Base + 0x0016, 0x0017															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PCNT	PCNT	PCNT	PCNT	PCNT	PCNT	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN
w	15	14	13	12	11	10	Т9	T8	T7	T6	T5	T4	Т3	T2	T1	Т0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				Fig	ure 17-:	22. PIT	Count	t Regi	ster 3	(PITC	NT3)					
Module Base + 0x001A, 0x001B																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PCNT	PCNT	PCNT	PCNT	PCNT	PCNT	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN
w	15	14	13	12	11	10	Т9	T8	T7	T6	T5	T4	Т3	T2	T1	Т0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				Fig	ure 17-:	23. PIT	Coun	t Regi	ster 4	(PITC	NT4)					
Module	e Base +	- 0x001E	, 0x001F	=												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PCNT	PCNT	PCNT	PCNT	PCNT	PCNT	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN
w	15	14	13	12	11	10	Т9	Т8	T7	Т6	T5	T4	Т3	T2	T1	Т0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				Fig	ure 17-:	24. PIT	Count	t Regi	ster 5	(PITC	NT5)					
Module	e Base +	- 0x0022	, 0x0023	1												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PCNT	PCNT	PCNT	PCNT	PCNT	PCNT	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN
w	15	14	13	12	11	10	Т9	Т8	T7	Т6	T5	T4	ТЗ	T2	T1	Т0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				Fig	ure 17-:	25. PIT	Count	t Regi	ster 6	(PITC	NT6)					
Module	e Base +	- 0x0026	, 0x0027													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PCNT	PCNT	PCNT	PCNT	PCNT	PCNT	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN	PCN
w	15	14	13	12	11	10	Т9	T8	T7	Т6	T5	T4	Т3	T2	T1	Т0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				Fig	ure 17-:	26. PIT	Count	t Regi	ster 7	(PITC	NT7)					
Read:	Read: Anytime															

Write: Has no meaning or effect

### Table 17-10. PITCNT0-7 Field Descriptions

Field	Description
15:0 PCNT[15:0]	<b>PIT Count Bits 15-0</b> — These bits represent the current 16-bit modulus down-counter value. The read access for the count register must take place in one clock cycle as a 16-bit access.



#### ter 19 Pulse-Width Modulator (S12PWM8B8CV1)

Each channel counter can be read at anytime without affecting the count or the operation of the PWM channel.

Any value written to the counter causes the counter to reset to \$00, the counter direction to be set to up, the immediate load of both duty and period registers with values from the buffers, and the output to change according to the polarity bit. When the channel is disabled (PWMEx = 0), the counter stops. When a channel becomes enabled (PWMEx = 1), the associated PWM counter continues from the count in the PWMCNTx register. This allows the waveform to continue where it left off when the channel is re-enabled. When the channel is disabled, writing "0" to the period register will cause the counter to reset on the next selected clock.

### NOTE

If the user wants to start a new "clean" PWM waveform without any "history" from the old waveform, the user must write to channel counter (PWMCNTx) prior to enabling the PWM channel (PWMEx = 1).

Generally, writes to the counter are done prior to enabling a channel in order to start from a known state. However, writing a counter can also be done while the PWM channel is enabled (counting). The effect is similar to writing the counter when the channel is disabled, except that the new period is started immediately with the output set according to the polarity bit.

### NOTE

Writing to the counter while the channel is enabled can cause an irregular PWM cycle to occur.

The counter is cleared at the end of the effective period (see Section 19.4.2.5, "Left Aligned Outputs" and Section 19.4.2.6, "Center Aligned Outputs" for more details).

Table 19-11	. PWM <sup>·</sup>	Timer	Counter	Conditions
-------------	--------------------	-------	---------	------------

Counter Clears (\$00)	Counter Counts	Counter Stops
When PWMCNTx register written to any value	When PWM channel is enabled (PWMEx = 1). Counts from last value in	When PWM channel is disabled (PWMEx = 0)
Effective period ends	PWMCNTx.	

## 19.4.2.5 Left Aligned Outputs

The PWM timer provides the choice of two types of outputs, left aligned or center aligned. They are selected with the CAEx bits in the PWMCAE register. If the CAEx bit is cleared (CAEx = 0), the corresponding PWM output will be left aligned.

In left aligned output mode, the 8-bit counter is configured as an up counter only. It compares to two registers, a duty register and a period register as shown in the block diagram in Figure 19-19. When the PWM counter matches the duty register the output flip-flop changes state causing the PWM waveform to also change state. A match between the PWM counter and the period register resets the counter and the output flip-flop, as shown in Figure 19-19, as well as performing a load from the double buffer period and duty register to the associated registers, as described in Section 19.4.2.3, "PWM Period and Duty". The counter counts from 0 to the value in the period register – 1.



1. The address bit identifies the frame as an address character. See Section 20.4.6.6, "Receiver Wakeup".

## 20.4.4 Baud Rate Generation

A 13-bit modulus counter in the baud rate generator derives the baud rate for both the receiver and the transmitter. The value from 0 to 8191 written to the SBR12:SBR0 bits determines the bus clock divisor. The SBR bits are in the SCI baud rate registers (SCIBDH and SCIBDL). The baud rate clock is synchronized with the bus clock and drives the receiver. The baud rate clock divided by 16 drives the transmitter. The receiver has an acquisition rate of 16 samples per bit time.

Baud rate generation is subject to one source of error:

• Integer division of the bus clock may not give the exact target frequency.

Table 20-16 lists some examples of achieving target baud rates with a bus clock frequency of 25 MHz.

### When IREN = 0 then,

SCI baud rate = SCI bus clock / (16 \* SCIBR[12:0])

Bits SBR[12:0]	Receiver Clock (Hz)	Transmitter Clock (Hz)	Target Baud Rate	Error (%)
41	609,756.1	38,109.8	38,400	.76
81	308,642.0	19,290.1	19,200	.47
163	153,374.2	9585.9	9,600	.16
326	76,687.1	4792.9	4,800	.15
651	38,402.5	2400.2	2,400	.01
1302	19,201.2	1200.1	1,200	.01
2604	9600.6	600.0	600	.00
5208	4800.0	300.0	300	.00

#### Table 20-16. Baud Rates (Example: Bus Clock = 25 MHz)



Enable single-wire operation by setting the LOOPS bit and the receiver source bit, RSRC, in SCI control register 1 (SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Setting the RSRC bit connects the TXD pin to the receiver. Both the transmitter and receiver must be enabled (TE = 1 and RE = 1). The TXDIR bit (SCISR2[1]) determines whether the TXD pin is going to be used as an input (TXDIR = 0) or an output (TXDIR = 1) in this mode of operation.

## NOTE

In single-wire operation data from the TXD pin is inverted if RXPOL is set.

# 20.4.8 Loop Operation

In loop operation the transmitter output goes to the receiver input. The RXD pin is disconnected from the SCI.



Figure 20-31. Loop Operation (LOOPS = 1, RSRC = 0)

Enable loop operation by setting the LOOPS bit and clearing the RSRC bit in SCI control register 1 (SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Clearing the RSRC bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled (TE = 1 and RE = 1).

## NOTE

In loop operation data from the transmitter is not recognized by the receiver if RXPOL and TXPOL are not the same.

# 20.5 Initialization/Application Information

## 20.5.1 Reset Initialization

See Section 20.3.2, "Register Descriptions".

# 20.5.2 Modes of Operation

## 20.5.2.1 Run Mode

Normal mode of operation.

To initialize a SCI transmission, see Section 20.4.5.2, "Character Transmission".



# Chapter 23 Voltage Regulator (S12VREGL3V3V1)

Revision Number	Revision Date	Sections Affected	Description of Changes
V01.02	09 Sep 2005	23.3.2.3/23-822	- Updates for API external access and LVR flags.
V01.03	23 Sep 2005	23.3.2.1/23-820	- VAE reset value is 1.
V01.04	08 Jun 2007	23.4.6/23-827	- Added temperature sensor to customer information

Table 23-1. Revision History

# 23.1 Introduction

Module VREG\_3V3 is a tri output voltage regulator that provides two separate 1.84V (typical) supplies differing in the amount of current that can be sourced and a 2.82V (typical) supply. The regulator input voltage range is from 3.3V up to 5V (typical).

# 23.1.1 Features

Module VREG\_3V3 includes these distinctive features:

- Three parallel, linear voltage regulators with bandgap reference
- Low-voltage detect (LVD) with low-voltage interrupt (LVI)
- Power-on reset (POR)
- Low-voltage reset (LVR)
- High Temperature Detect (HTD) with High Temperature Interrupt (HTI)
- Autonomous periodical interrupt (API)

# 23.1.2 Modes of Operation

There are three modes VREG\_3V3 can operate in:

1. Full performance mode (FPM) (MCU is not in stop mode)

The regulator is active, providing the nominal supply voltages with full current sourcing capability. Features LVD (low-voltage detect), LVR (low-voltage reset), and POR (power-on reset) and HTD (High Temperature Detect) are available. The API is available.

2. Reduced power mode (RPM) (MCU is in stop mode)

The purpose is to reduce power consumption of the device. The output voltage may degrade to a lower value than in full performance mode, additionally the current sourcing capability is substantially reduced. Only the POR is available in this mode, LVD, LVR and HTD are disabled. The API is available.



# 25.4 Functional Description

# 25.4.1 Flash Command Operations

Flash command operations are used to modify Flash memory contents or configure module resources for EEE operation.

The next sections describe:

- How to write the FCLKDIV register that is used to generate a time base (FCLK) derived from OSCCLK for Flash program and erase command operations
- The command write sequence used to set Flash command parameters and launch execution
- Valid Flash commands available for execution

## 25.4.1.1 Writing the FCLKDIV Register

Prior to issuing any Flash program or erase command after a reset, the user is required to write the FCLKDIV register to divide OSCCLK down to a target FCLK of 1 MHz. Table 25-9 shows recommended values for the FDIV field based on OSCCLK frequency.

### NOTE

Programming or erasing the Flash memory cannot be performed if the bus clock runs at less than 1 MHz. Setting FDIV too high can destroy the Flash memory due to overstress. Setting FDIV too low can result in incomplete programming or erasure of the Flash memory cells.

When the FCLKDIV register is written, the FDIVLD bit is set automatically. If the FDIVLD bit is 0, the FCLKDIV register has not been written since the last reset. If the FCLKDIV register has not been written, any Flash program or erase command loaded during a command write sequence will not execute and the ACCERR bit in the FSTAT register will set.

## 25.4.1.2 Command Write Sequence

The Memory Controller will launch all valid Flash commands entered using a command write sequence.

Before launching a command, the ACCERR and FPVIOL bits in the FSTAT register must be clear (see Section 25.3.2.7) and the CCIF flag should be tested to determine the status of the current command write sequence. If CCIF is 0, the previous command write sequence is still active, a new command write sequence cannot be started, and all writes to the FCCOB register are ignored.

## CAUTION

Writes to any Flash register must be avoided while a Flash command is active (CCIF=0) to prevent corruption of Flash register contents and Memory Controller behavior.



Register	Error Bit	Error Condition	
FSTAT	ACCERR	Set if CCOBIX[2:0] != 010 at command launch	
		Set if a Load Data Field command sequence is currently active	
		Set if command not available in current mode (see Table 25-30)	
		Set if an invalid global address [22:0] is supplied	
		Set if a misaligned word address is supplied (global address [0] != 0)	
		Set if the global address [22:0] points to an area of the D-Flash EEE partition	
		Set if the requested section breaches the end of the D-Flash block or goes into the D-Flash EEE partition	
	FPVIOL	None	
	MGSTAT1	Set if any errors have been encountered during the read	
	MGSTAT0	Set if any non-correctable errors have been encountered during the read	
FERSTAT	EPVIOLIF	None	

#### Table 25-66. Erase Verify D-Flash Section Command Error Handling

## 25.4.2.17 Program D-Flash Command

The Program D-Flash operation programs one to four previously erased words in the D-Flash user partition. The Program D-Flash operation will confirm that the targeted location(s) were successfully programmed upon completion.

## CAUTION

A Flash word must be in the erased state before being programmed. Cumulative programming of bits within a Flash word is not allowed.

CCOBIX[2:0]	FCCOB Parameters	
000	0x11	Global address [22:16] to identify the D-Flash block
001	Global address [15:0] of	word to be programmed
010	Word 0 pro	gram value
011	Word 1 program value, if desired	
100	Word 2 program value, if desired	
101	Word 3 program value, if desired	

 Table 25-67. Program D-Flash Command FCCOB Requirements

Upon clearing CCIF to launch the Program D-Flash command, the user-supplied words will be transferred to the Memory Controller and be programmed. The CCOBIX index value at Program D-Flash command launch determines how many words will be programmed in the D-Flash block. No protection checks are made in the Program D-Flash operation on the D-Flash block, only access error checks. The CCIF flag is set when the operation has completed.



### 26.4.1.2.1 Define FCCOB Contents

The FCCOB parameter fields must be loaded with all required parameters for the Flash command being executed. Access to the FCCOB parameter fields is controlled via the CCOBIX bits in the FCCOBIX register (see Section 26.3.2.3).

The contents of the FCCOB parameter fields are transferred to the Memory Controller when the user clears the CCIF command completion flag in the FSTAT register (writing 1 clears the CCIF to 0). The CCIF flag will remain clear until the Flash command has completed. Upon completion, the Memory Controller will return CCIF to 1 and the FCCOB register will be used to communicate any results. The flow for a generic command write sequence is shown in Figure 26-26.

Register	Error Bit	Error Condition
FSTAT	ACCERR	Set if CCOBIX[2:0] != 001 at command launch
		Set if a Load Data Field command sequence is currently active
		Set if command not available in current mode (see Table 29-30)
		Set if an invalid global address [22:16] is supplied
	FPVIOL	Set if an area of the selected P-Flash block is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation
FERSTAT	EPVIOLIF	None

### Table 29-50. Erase P-Flash Block Command Error Handling

## 29.4.2.10 Erase P-Flash Sector Command

The Erase P-Flash Sector operation will erase all addresses in a P-Flash sector.

able 29-51. Erase P-Flag	h Sector Command	FCCOB Requirements
--------------------------	------------------	--------------------

CCOBIX[2:0]	FCCOB Parameters		
000	0x0A	Global address [22:16] to identify P-Flash block to be erased	
001	Global address [15:0] anywhere within the sector to be erased. Refer to Section 29.1.2.1 for the P-Flash sector size.		

Upon clearing CCIF to launch the Erase P-Flash Sector command, the Memory Controller will erase the selected Flash sector and then verify that it is erased. The CCIF flag will be set after the Erase P-Flash Sector operation has completed.

Register	Error Bit	Error Condition
FSTAT	ACCERR	Set if CCOBIX[2:0] != 001 at command launch
		Set if a Load Data Field command sequence is currently active
		Set if command not available in current mode (see Table 29-30)
		Set if an invalid global address [22:16] is supplied
		Set if a misaligned phrase address is supplied (global address [2:0] != 000)
	FPVIOL	Set if the selected P-Flash sector is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation
FERSTAT	EPVIOLIF	None

Table 29-52. Erase P-Flash Sector Command Error Handling