



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HCS12X
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	119
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.72V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=s912xeq384j3vag



	14.2.3 IOC5 — Input Capture and Output Compare Channel 5	530
	14.2.4 IOC4 — Input Capture and Output Compare Channel 4	530
	14.2.5 IOC3 — Input Capture and Output Compare Channel 3	
	14.2.6 IOC2 — Input Capture and Output Compare Channel 2	530
	14.2.7 IOC1 — Input Capture and Output Compare Channel 1	
	14.2.8 IOC0 — Input Capture and Output Compare Channel 0	
14.3	Memory Map and Register Definition	
	14.3.1 Module Memory Map	
	14.3.2 Register Descriptions	
14.4	Functional Description	
	14.4.1 Enhanced Capture Timer Modes of Operation	573
	14.4.2 Reset	
	14.4.3 Interrupts	577
	Chapter 15	
	Inter-Integrated Circuit (IICV3) Block Description	
15.1	Introduction	579
	15.1.1 Features	579
	15.1.2 Modes of Operation	580
	15.1.3 Block Diagram	580
15.2	External Signal Description	580
	15.2.1 IIC_SCL — Serial Clock Line Pin	580
	15.2.2 IIC_SDA — Serial Data Line Pin	580
15.3	Memory Map and Register Definition	581
	15.3.1 Register Descriptions	581
15.4	Functional Description	593
	15.4.1 I-Bus Protocol	593
	15.4.2 Operation in Run Mode	598
	15.4.3 Operation in Wait Mode	598
	15.4.4 Operation in Stop Mode	598
15.5	Resets	598
15.6	Interrupts	598
15.7	Application Information	599
	15.7.1 IIC Programming Examples	599
	01 1 10	
	Chapter 16	
	Freescale's Scalable Controller Area Network (S12MSCANV3)	
16.1	Introduction	605
	16.1.1 Glossary	606
	16.1.2 Block Diagram	606
	16.1.3 Features	
	16.1.4 Modes of Operation	
16.2	External Signal Description	
	16.2.1 RXCAN — CAN Receiver Input Pin	608

MC9S12XE-Family Reference Manual Rev. 1.25



Table 1-5. Derivative Dependent Flash Block Mapping (continued)

Device	0x70_0000	0x74_0000	0x78_0000	0x7A_0000	0x7C_0000	0x7E_0000
9S12XET256 9S12XEA256 (1)	_	_	B1S	_	_	B0(128K)
9S12XEG128 9S12XEA128 ¹	_	_	B1S (64K)	_	_	B0 (64K)

^{1.} The 9S12XEA devices are special bondouts for access to extra ADC channels in 80QFP. Available in 80QFP only. WARNING: NOT PIN-COMPATIBLE WITH REST OF FAMILY.

Block B1 is divided into two 128K blocks. The XGATE is always mapped to block B1S.

On the 9S12XEG128 the flash is divided into two 64K blocks B0 and B1S, the B1S range extending from 0x78_0000 to 0x78_FFFF, the B0 range extending from 0x7F_0000 to 0x7F_FFFF.

The block B0 is a reduced size 128K block on the 256K derivative. On the larger derivatives B0 is a 256K block. The block B0 is a reduced size 64K block on the 128K derivative.



is loaded with valid data from the D-Flash EEE partition. Completion of this phase is indicated by the CCIF flag in the FTM FSTAT register becoming set. If the CPU accesses any EEE RAM location before the CCIF flag is set, the CPU is stalled until the FTM reset sequence is complete and the EEE RAM data is valid. Once the CCIF flag is set, indicating the end of this phase, the EEE RAM can be accessed without impacting the CPU and FTM commands can be executed.

1.6.3.3 Reset While Flash Command Active

If a reset occurs while any Flash command is in progress, that command will be immediately aborted. The state of the word being programmed or the sector/block being erased is not guaranteed.

1.6.3.4 I/O Pins

Refer to the PIM block description for reset configurations of all peripheral module ports.

1.6.3.5 **Memory**

The RAM arrays are not initialized out of reset.

1.6.3.6 COP Configuration

The COP timeout rate bits CR[2:0] and the WCOP bit in the COPCTL register are loaded on rising edge of RESET from the Flash register FOPT. See Table 1-15 and Table 1-16 for coding. The FOPT register is loaded from the Flash configuration field byte at global address \$7FFF0E during the reset sequence.

If the MCU is secured the COP timeout rate is always set to the longest period (CR[2:0] = 111) after COP reset.

NV[2:0] in FOPT Register	CR[2:0] in COPCTL Register
000	111
001	110
010	101
011	100
100	011
101	010
110	001
111	000

Table 1-15. Initial COP Rate Configuration

Table 1-16. Initial WCOP Configuration

NV[3] in FOPT Register	WCOP in COPCTL Register
1	0
0	1

MC9S12XE-Family Reference Manual Rev. 1.25

1.7 ADC0 Configuration

1.7.1 External Trigger Input Connection

The ADC module includes four external trigger inputs ETRIG0, ETRIG1, ETRIG2, and ETRIG3. The external trigger allows the user to synchronize ADC conversion to external trigger events. Table 1-17 shows the connection of the external trigger inputs.

External Trigger Input	Connectivity
ETRIG0	Pulse width modulator channel 1
ETRIG1	Pulse width modulator channel 3
ETRIG2	Periodic interrupt timer hardware trigger 0
ETRIG3	Periodic interrupt timer hardware trigger 1

Table 1-17. ATD0 External Trigger Sources

Consult the ATD block description for information about the analog-to-digital converter module. ATD block description references to freeze mode are equivalent to active BDM mode.

1.7.2 ADC0 Channel[17] Connection

Further to the 16 externally available channels, ADC0 features an extra channel [17] that is connected to the internal temperature sensor at device level. To access this channel ADC0 must use the channel encoding SC:CD:CC:CB:CA = 1:0:0:0:1 in ATDCTL5. For more temperature sensor information, please refer to 1.10.1 Temperature Sensor Configuration

1.8 ADC1 External Trigger Input Connection

The ADC module includes four external trigger inputs ETRIG0, ETRIG1, ETRIG2, and ETRIG3. The external trigger feature allows the user to synchronize ADC conversion to external trigger events. Table 1-18 shows the connection of the external trigger inputs.

External Trigger Input	Connectivity
ETRIG0	Pulse width modulator channel 1
ETRIG1	Pulse width modulator channel 3
ETRIG2	Periodic interrupt timer hardware trigger 0
ETRIG3	Periodic interrupt timer hardware trigger 1

Table 1-18. ATD1 External Trigger Sources

Consult the ADC block description for information about the analog-to-digital converter module. ADC block description references to freeze mode are equivalent to active BDM mode.

MC9S12XE-Family Reference Manual Rev. 1.25



Match1 triggers to State3 Match0 triggers Final State Other matches have no effect Match0 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State3 Other matches have no effect Match1 triggers to State1 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Other matches have no effect Match3 triggers to State1 Match3 trigger to Final State	SC[3:0]	Description
Match3 triggers to State1 Other matches have no effect Match3 triggers to State3 Other matches have no effect Match3 triggers to Final State Other matches have no effect Match0 triggers to State1 Match1 triggers to State3 Other matches have no effect Match1 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match2 triggers to State3 Match3 trigger to Final State	0001	Any match triggers to state3
Match3 triggers to State3 Other matches have no effect Match3 triggers to Final State Other matches have no effect Match0 triggers to State1 Match1 triggers to State3 Other matches have no effect Match1 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match2 triggers to State3 Other matches have no effect Match0 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match2 triggers to State3 Match3 trigger to Final State	0010	Any match triggers to Final State
Match3 triggers to Final State Other matches have no effect Match0 triggers to State1 Match1 triggers to State3 Other matches have no effect Match1 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State3 Match0 triggers Final State Other matches have no effect Match2 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match2 triggers to State1 Match3 trigger to Final State	0011	Match3 triggers to State1 Other matches have no effect
Match0 triggers to State1 Match1 triggers to State3 Other matches have no effect Match1 triggers to State3 Match0 triggers Final State Other matches have no effect Match0 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State3 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match3 triggers to State3 Match1 triggers Final State Other matches have no effect Match3 triggers to State3 Match3 trigger to Final State	0100	Match3 triggers to State3 Other matches have no effect
Match1 triggers to State3 Match0 triggers Final State Other matches have no effect Match0 triggers to State1 Match2 triggers to State3 Other matches have no effect Match2 triggers to State3 Other matches have no effect Match1 triggers to State1 Match0 triggers Final State Other matches have no effect Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Other matches have no effect Match3 triggers to State3 Other matches have no effect Match3 triggers to State1 Match3 trigger to Final State	0101	Match3 triggers to Final State Other matches have no effect
1000 Match0 triggers to State1 Match2 triggers to State3 Other matches have no effect 1001 Match2 triggers to State3 Match0 triggers Final State Other matches have no effect 1010 Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect 1011 Match3 triggers to State3 Match1 triggers Final State Other matches have no effect 1100 Match2 triggers to State1 Match3 trigger to Final State	0110	Match0 triggers to State1 Match1 triggers to State3 Other matches have no effect
1001 Match2 triggers to State3 Match0 triggers Final State Other matches have no effect 1010 Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect 1011 Match3 triggers to State3 Match1 triggers Final State Other matches have no effect 1100 Match2 triggers to State1 Match3 trigger to Final State	0111	Match1 triggers to State3 Match0 triggers Final State Other matches have no effect
1010 Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect 1011 Match3 triggers to State3 Match1 triggers Final State Other matches have no effect 1100 Match2 triggers to State1 Match3 trigger to Final State	1000	Match0 triggers to State1 Match2 triggers to State3 Other matches have no effect
1011 Match3 triggers to State3 Match1 triggers Final State Other matches have no effect 1100 Match2 triggers to State1 Match3 trigger to Final State	1001	Match2 triggers to State3 Match0 triggers Final State Other matches have no effect
1100 Match2 triggers to State1 Match3 trigger to Final State	1010	Match1 triggers to State1 Match3 triggers to State3 Other matches have no effect
**	1011	Match3 triggers to State3 Match1 triggers Final State Other matches have no effect
1101 Match2 has no affect all other matches (M0 M1 M2) trigger to Final State	1100	Match2 triggers to State1 Match3 trigger to Final State
iviation in initial state	1101	Match2 has no affect, all other matches (M0,M1,M3) trigger to Final State
1110 Reserved. (No match triggers state sequencer transition)	1110	Reserved. (No match triggers state sequencer transition)

Table 8-25. State2 —Sequencer Next State Selection (continued)

The trigger priorities described in Table 8-42 dictate that in the case of simultaneous matches, the match on the lower channel number (0,1,2,3) has priority. The SC[3:0] encoding ensures that a match leading to final state has priority over all other matches.

Reserved. (No match triggers state sequencer transition)

8.3.2.7.3 Debug State Control Register 3 (DBGSCR3)




Figure 8-11. Debug State Control Register 3 (DBGSCR3)

Read: If COMRV[1:0] = 10

1111

Write: If COMRV[1:0] = 10 and S12XDBG is not armed.

This register is visible at 0x0027 only with COMRV[1:0] = 10. The state control register three selects the targeted next state whilst in State3. The matches refer to the match channels of the comparator match control logic as depicted in Figure 8-1 and described in Section 8.3.2.8.1. Comparators must be enabled by setting the comparator enable bit in the associated DBGXCTL control register.

Table 8-26. DBGSCR3 Field Descriptions

Field	Description
3–0 SC[3:0]	These bits select the targeted next state whilst in State3, based upon the match event.

MC9S12XE-Family Reference Manual Rev. 1.25

when the opcode is fetched from the memory. This precedes the instruction execution by an indefinite number of cycles due to instruction pipe lining. For a comparator match of an opcode at an odd address when TAG = 0, the corresponding even address must be contained in the comparator register. Thus for an opcode at odd address (n), the comparator register must contain address (n-1).

Once a successful comparator match has occurred, the condition that caused the original match is not verified again on subsequent matches. Thus if a particular data value is verified at a given address, this address may not still contain that data value when a subsequent match occurs.

Comparators C and D can also be used to select an address range to trace from. This is determined by the TRANGE bits in the DBGTCR register. The TRANGE encoding is shown in Table 8-12. If the TRANGE bits select a range definition using comparator D, then comparator D is configured for trace range definition and cannot be used for address bus comparisons. Similarly if the TRANGE bits select a range definition using comparator C, then comparator C is configured for trace range definition and cannot be used for address bus comparisons.

Match[0, 1, 2, 3] map directly to Comparators[A, B, C, D] respectively, except in range modes (see Section 8.3.2.4). Comparator priority rules are described in the trigger priority section (Section 8.4.3.6).

8.4.2.1 Exact Address Comparator Match (Comparators A and C)

With range comparisons disabled, the match condition is an exact equivalence of address/data bus with the value stored in the comparator address/data registers. Further qualification of the type of access (R/W, word/byte) is possible.

Comparators A and C do not feature SZE or SZ control bits, thus the access size is not compared. Table 8-40 lists access considerations without data bus compare. Table 8-39 lists access considerations with data bus comparison. To compare byte accesses DBGxDH must be loaded with the data byte, the low byte must be masked out using the DBGxDLM mask register. On word accesses the data byte of the lower address is mapped to DBGxDH.

Access	Address	DBGxDH	DBGxDL	DBGxDHM	DBGxDLM	Example Valid Match	
Word	ADDR[n]	Data[n]	Data[n+1]	\$FF	\$FF	MOVW #\$WORD ADDR[n]	config1
Byte	ADDR[n]	Data[n]	х	\$FF	\$00	MOVB #\$BYTE ADDR[n]	config2
Word	ADDR[n]	Data[n]	х	\$FF	\$00	MOVW #\$WORD ADDR[n]	config2
Word	ADDR[n]	х	Data[n+1]	\$00	\$FF	MOVW #\$WORD ADDR[n]	config3

Table 8-39. Comparator A and C Data Bus Considerations

Code may contain various access forms of the same address, i.e. a word access of ADDR[n] or byte access of ADDR[n+1] both access n+1. At a word access of ADDR[n], address ADDR[n+1] does not appear on the address bus and so cannot cause a comparator match if the comparator contains ADDR[n]. Thus it is not possible to monitor all data accesses of ADDR[n+1] with one comparator.

To detect an access of ADDR[n+1] through a word access of ADDR[n] the comparator can be configured to ADDR[n], DBGxDL is loaded with the data pattern and DBGxDHM is cleared so only the data[n+1] is compared on accesses of ADDR[n].




CSR

Logical Shift Right with Carry

CSR

Operation



n = RS or IMM4

Shifts the bits in register RD n positions to the right. The higher n bits of the register RD become filled with the carry flag. The carry flag will be updated to the bit contained in RD[n-1] before the shift for n > 0. n can range from 0 to 16.

In immediate address mode, n is determined by the operand IMM4. n is considered to be 16 if IMM4 is equal to 0.

In dyadic address mode, *n* is determined by the content of RS. *n* is considered to be 16 if the content of RS is greater than 15.

CCR Effects

N	Z	V	С
Δ	Δ	Δ	Δ

- N: Set if bit 15 of the result is set; cleared otherwise.
- Z: Set if the result is \$0000; cleared otherwise.
- V: Set if a two's complement overflow resulted from the operation; cleared otherwise. $RD[15]_{old} \land RD[15]_{new}$
- C: Set if n > 0 and RD[n-1] = 1; if n = 0 unaffected.

Code and CPU Cycles

Source Form	Address Mode	Machine Code								Cycles				
CSR RD, #IMM4	IMM4	0	0	0	0	1	RD	IMM4		1	0	1	1	Р
CSR RD, RS	DYA	0	0	0	0	1	RD	RS	1	0	0	1	1	Р

NEG

Two's Complement

NEG

Operation

- $-RS \Rightarrow RD$ (translates to SUB RD, R0, RS)
- $-RD \Rightarrow RD$ (translates to SUB RD, R0, RD)

Performs a two's complement on a general purpose register.

CCR Effects

- N: Set if bit 15 of the result is set; cleared otherwise.
- Z: Set if the result is \$0000; cleared otherwise.
- V: Set if a two's complement overflow resulted from the operation; cleared otherwise. RS[15] & RD[15]_{new}
- C: Set if there is a carry from the bit 15 of the result; cleared otherwise RS[15] | RD[15]_{new}

Code and CPU Cycles

Source Form	Address Mode	Machine Code								Cycles				
NEG RD, RS	TRI	0	0	0	1	1	RD	0	0	0	RS	0	0	Р
NEG RD	TRI	0	0	0	1	1	RD	0	0	0	RD	0	0	Р






Figure 14-71. 8-Bit Pulse Accumulators Block Diagram






Figure 17-18. PIT Load Register 7 (PITLD7)

Read: Anytime Write: Anytime

Table 17-9. PITLD0-7 Field Descriptions

Field	Description
15:0 PLD[15:0]	PIT Load Bits 15:0 — These bits set the 16-bit modulus down-counter load value. Writing a new value into the PITLD register must be a 16-bit access, to ensure data consistency. It will not restart the timer. When the timer has counted down to zero the PTF time-out flag will be set and the register value will be loaded. The PFLT bits in the PITFLT register can be used to immediately update the count register with the new value if an immediate load is desired.

17.3.0.9 PIT Count Register 0 to 7 (PITCNT0-7)




Figure 17-19. PIT Count Register 0 (PITCNT0)




Figure 17-20. PIT Count Register 1 (PITCNT1)




Figure 17-21. PIT Count Register 2 (PITCNT2)

MC9S12XE-Family Reference Manual Rev. 1.25



18.4.2 **Interrupt Interface**

Each time-out event can be used to trigger an interrupt service request. For each timer channel, an individual bit PINTE in the PIT interrupt enable (PITINTE) register exists to enable this feature. If PINTE is set, an interrupt service is requested whenever the corresponding time-out flag PTF in the PIT time-out flag (PITTF) register is set. The flag can be cleared by writing a one to the flag bit.

Be careful when resetting the PITE, PINTE or PITCE bits in case of pending PIT interrupt requests, to avoid spurious interrupt requests.

18.4.3 **Hardware Trigger**

The PIT module contains four hardware trigger signal lines PITTRIG[3:0], one for each timer channel. These signals can be connected on SoC level to peripheral modules enabling e.g. periodic ATD conversion (please refer to the device overview for the mapping of PITTRIG[3:0] signals to peripheral modules).

Whenever a timer channel time-out is reached, the corresponding PTF flag is set and the corresponding trigger signal PITTRIG triggers a rising edge. The trigger feature requires a minimum time-out period of two bus clock cycles because the trigger is asserted high for at least one bus clock cycle. For load register values PITLD = 0x0001 and PITMTLD = 0x0002 the flag setting, trigger timing and a restart with force load is shown in Figure 18-20.

Initialization 18.5

18.5.1 Startup

Set the configuration registers before the PITE bit in the PITCFLMT register is set. Before PITE is set, the configuration registers can be written in arbitrary order.

18.5.2 Shutdown

When the PITCE register bits, the PITINTE register bits or the PITE bit in the PITCFLMT register are cleared, the corresponding PIT interrupt flags are cleared. In case of a pending PIT interrupt request, a spurious interrupt can be generated. Two strategies, which avoid spurious interrupts, are recommended:

- 1. Reset the PIT interrupt flags only in an ISR. When entering the ISR, the I mask bit in the CCR is set automatically. The I mask bit must not be cleared before the PIT interrupt flags are cleared.
- 2. After setting the I mask bit with the SEI instruction, the PIT interrupt flags can be cleared. Then clear the I mask bit with the CLI instruction to re-enable interrupts.

Flag Clearing 18.5.3

A flag is cleared by writing a one to the flag bit. Always use store or move instructions to write a one in certain bit positions. Do not use the BSET instructions. Do not use any C-constructs that compile to BSET instructions. "BSET flag register, #mask" must not be used for flag clearing because BSET is a read-

MC9S12XE-Family Reference Manual Rev. 1.25 Freescale Semiconductor 689 Each channel counter can be read at anytime without affecting the count or the operation of the PWM channel.

Any value written to the counter causes the counter to reset to \$00, the counter direction to be set to up, the immediate load of both duty and period registers with values from the buffers, and the output to change according to the polarity bit. When the channel is disabled (PWMEx = 0), the counter stops. When a channel becomes enabled (PWMEx = 1), the associated PWM counter continues from the count in the PWMCNTx register. This allows the waveform to continue where it left off when the channel is reenabled. When the channel is disabled, writing "0" to the period register will cause the counter to reset on the next selected clock.

NOTE

If the user wants to start a new "clean" PWM waveform without any "history" from the old waveform, the user must write to channel counter (PWMCNTx) prior to enabling the PWM channel (PWMEx = 1).

Generally, writes to the counter are done prior to enabling a channel in order to start from a known state. However, writing a counter can also be done while the PWM channel is enabled (counting). The effect is similar to writing the counter when the channel is disabled, except that the new period is started immediately with the output set according to the polarity bit.

NOTE

Writing to the counter while the channel is enabled can cause an irregular PWM cycle to occur.

The counter is cleared at the end of the effective period (see Section 19.4.2.5, "Left Aligned Outputs" and Section 19.4.2.6, "Center Aligned Outputs" for more details).

Counter Clears (\$00)	Counter Counts	Counter Stops
When PWMCNTx register written to any value	When PWM channel is enabled (PWMEx = 1). Counts from last value in	When PWM channel is disabled (PWMEx = 0)
Effective period ends	PWMCNTx.	

Table 19-11. PWM Timer Counter Conditions

19.4.2.5 Left Aligned Outputs

The PWM timer provides the choice of two types of outputs, left aligned or center aligned. They are selected with the CAEx bits in the PWMCAE register. If the CAEx bit is cleared (CAEx = 0), the corresponding PWM output will be left aligned.

In left aligned output mode, the 8-bit counter is configured as an up counter only. It compares to two registers, a duty register and a period register as shown in the block diagram in Figure 19-19. When the PWM counter matches the duty register the output flip-flop changes state causing the PWM waveform to also change state. A match between the PWM counter and the period register resets the counter and the output flip-flop, as shown in Figure 19-19, as well as performing a load from the double buffer period and duty register to the associated registers, as described in Section 19.4.2.3, "PWM Period and Duty". The counter counts from 0 to the value in the period register – 1.



20.1.4 Block Diagram

Figure 20-1 is a high level block diagram of the SCI module, showing the interaction of various function blocks.




Figure 20-1. SCI Block Diagram

The main element of the SPI system is the SPI data register. The n-bit¹ data register in the master and the n-bit¹ data register in the slave are linked by the MOSI and MISO pins to form a distributed 2n-bit¹ register. When a data transfer operation is performed, this 2n-bit¹ register is serially shifted n¹ bit positions by the S-clock from the master, so data is exchanged between the master and the slave. Data written to the master SPI data register becomes the output data for the slave, and data read from the master SPI data register after a transfer operation is the input data from the slave.

A read of SPISR with SPTEF = 1 followed by a write to SPIDR puts data into the transmit data register. When a transfer is complete and SPIF is cleared, received data is moved into the receive data register. This data register acts as the SPI receive data register for reads and as the SPI transmit data register for writes. A common SPI data register address is shared for reading data from the read data buffer and for writing data to the transmit data register.

The clock phase control bit (CPHA) and a clock polarity control bit (CPOL) in the SPI control register 1 (SPICR1) select one of four possible clock formats to be used by the SPI system. The CPOL bit simply selects a non-inverted or inverted clock. The CPHA bit is used to accommodate two fundamentally different protocols by sampling data on odd numbered SCK edges or on even numbered SCK edges (see Section 21.4.3, "Transmission Formats").

The SPI can be configured to operate as a master or as a slave. When the MSTR bit in SPI control register1 is set, master mode is selected, when the MSTR bit is clear, slave mode is selected.

NOTE

A change of CPOL or MSTR bit while there is a received byte pending in the receive shift register will destroy the received byte and must be avoided.


21.4.1 Master Mode

The SPI operates in master mode when the MSTR bit is set. Only a master SPI module can initiate transmissions. A transmission begins by writing to the master SPI data register. If the shift register is empty, data immediately transfers to the shift register. Data begins shifting out on the MOSI pin under the control of the serial clock.

- Serial clock
 - The SPR2, SPR1, and SPR0 baud rate selection bits, in conjunction with the SPPR2, SPPR1, and SPPR0 baud rate preselection bits in the SPI baud rate register, control the baud rate generator and determine the speed of the transmission. The SCK pin is the SPI clock output. Through the SCK pin, the baud rate generator of the master controls the shift register of the slave peripheral.
- MOSI, MISO pin
 In master mode, the function of the serial data output pin (MOSI) and the serial data input pin (MISO) is determined by the SPC0 and BIDIROE control bits.
- \overline{SS} pin
 - If MODFEN and SSOE are set, the \overline{SS} pin is configured as slave select output. The \overline{SS} output becomes low during each transmission and is high when the SPI is in idle state.
- If MODFEN is set and SSOE is cleared, the \overline{SS} pin is configured as input for detecting mode fault error. If the \overline{SS} input becomes low this indicates a mode fault error where another master tries to 1. n depends on the selected transfer width, please refer to Section 21.3.2.2, "SPI Control Register 2 (SPICR2)

MC9S12XE-Family Reference Manual Rev. 1.25





t_I = Minimum leading time before the first SCK edge

Figure 21-13. SPI Clock Format 0 (CPHA = 0), with 16-Bit Transfer Width selected (XFRW = 1)

In slave mode, if the \overline{SS} line is not deasserted between the successive transmissions then the content of the SPI data register is not transmitted; instead the last received data is transmitted. If the \overline{SS} line is deasserted for at least minimum idle time (half SCK cycle) between successive transmissions, then the content of the SPI data register is transmitted.

In master mode, with slave select output enabled the \overline{SS} line is always deasserted and reasserted between successive transfers for at least minimum idle time.

21.4.3.3 CPHA = 1 Transfer Format

Some peripherals require the first SCK edge before the first data bit becomes available at the data out pin, the second edge clocks data into the system. In this format, the first SCK edge is issued by setting the CPHA bit at the beginning of the n¹-cycle transfer operation.

The first edge of SCK occurs immediately after the half SCK clock cycle synchronization delay. This first edge commands the slave to transfer its first data bit to the serial data input pin of the master.

A half SCK cycle later, the second edge appears on the SCK pin. This is the latching edge for both the master and slave.

1. n depends on the selected transfer width, please refer to Section 21.3.2.2, "SPI Control Register 2 (SPICR2)

MC9S12XE-Family Reference Manual Rev. 1.25

t_T = Minimum trailing time after the last SCK edge

 t_{l} = Minimum idling time between transfers (minimum \overline{SS} high time)

 t_{l} , t_{T} , and t_{l} are guaranteed for the master mode and required for the slave mode.



25.4.1.3 Valid Flash Module Commands

Table 25-30. Flash Commands by Mode

			Unse	cured		Secured				
FCMD	Command	NS (1)	NX (2)	SS ⁽³⁾	ST ⁽⁴⁾	NS (5)	NX (6)	SS ⁽⁷⁾	ST ⁽⁸⁾	
0x01	Erase Verify All Blocks	*	*	*	*	*	*	*	*	
0x02	Erase Verify Block	*	*	*	*	*	*	*	*	
0x03	Erase Verify P-Flash Section	*	*	*	*	*				
0x04	Read Once	*	*	*	*	*				
0x05	Load Data Field	*	*	*	*	*				
0x06	Program P-Flash	*	*	*	*	*				
0x07	Program Once	*	*	*	*	*				
0x08	Erase All Blocks			*	*			*	*	
0x09	Erase P-Flash Block	*	*	*	*	*				
0x0A	Erase P-Flash Sector	*	*	*	*	*				
0x0B	Unsecure Flash			*	*			*	*	
0x0C	Verify Backdoor Access Key	*				*				
0x0D	Set User Margin Level	*	*	*	*	*				
0x0E	Set Field Margin Level			*	*					
0x0F	Full Partition D-Flash			*	*					
0x10	Erase Verify D-Flash Section	*	*	*	*	*				
0x11	Program D-Flash	*	*	*	*	*				
0x12	Erase D-Flash Sector	*	*	*	*	*				
0x13	Enable EEPROM Emulation	*	*	*	*	*	*	*	*	
0x14	Disable EEPROM Emulation	*	*	*	*	*	*	*	*	
0x15	EEPROM Emulation Query	*	*	*	*	*	*	*	*	
0x20	Partition D-Flash	*	*	*	*	*	*	*	*	

^{1.} Unsecured Normal Single Chip mode.

- 2. Unsecured Normal Expanded mode.
- 3. Unsecured Special Single Chip mode.
- 4. Unsecured Special Mode.
- 5. Secured Normal Single Chip mode.
- 6. Secured Normal Expanded mode.
- 7. Secured Special Single Chip mode.
- 8. Secured Special Mode.

29.4.2.20 Disable EEPROM Emulation Command

The Disable EEPROM Emulation command causes the Memory Controller to suspend current EEE activity.

Table 29-73. Disable EEPROM Emulation Command FCCOB Requirements

CCOBIX[2:0]	FCCOB P	arameters
000	0x14	Not required

Upon clearing CCIF to launch the Disable EEPROM Emulation command, the Memory Controller will halt EEE operations at the next convenient point without clearing the EEE tag RAM or tag counter before setting the CCIF flag.

Table 29-74. Disable EEPROM Emulation Command Error Handling

Register	Error Bit	Error Condition
		Set if CCOBIX[2:0] != 000 at command launch
	ACCERR	Set if a Load Data Field command sequence is currently active
FSTAT		Set if Full Partition D-Flash or Partition D-Flash command not previously run
FOIAI	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None
FERSTAT	EPVIOLIF	None

29.4.2.21 EEPROM Emulation Query Command

The EEPROM Emulation Query command returns EEE partition and status variables.

Table 29-75. EEPROM Emulation Query Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters						
000	0x15	Not required					
001	Return DFPART						
010	Return ERPART						
011	Return ECOUNT ⁽¹⁾						
100	Return Dead Sector Count	Return Ready Sector Count					

1. Indicates sector erase count

Upon clearing CCIF to launch the EEPROM Emulation Query command, the CCIF flag will set after the EEE partition and status variables are stored in the FCCOBIX register. If the Emulation Query command is executed prior to partitioning (Partition D-Flash Command Section 29.4.2.15), the following reset values are returned: DFPART = $0x_FFFF$, ERPART = $0x_FFFF$, ECOUNT = $0x_FFFF$, Dead Sector Count = $0x_0$, Ready Sector Count = $0x_0$.

MC9S12XE-Family Reference Manual Rev. 1.25



Table A-7. 3.3-V I/O Characteristics

	Conditions are 3.13 V < V _{DD35} < 3.6 V temperature from -40°C to +150°C, unless otherwise noted I/O Characteristics for all I/O pins except EXTAL, XTAL, TEST and supply pins.										
14	D Port H, J, P interrupt input pulse passed(STOP) ³ t _{PULSE} 10 — μs										
15	D	Port H, J, P interrupt input pulse filtered (STOP)	t _{PULSE}	_	_	3	tcyc				
16	D	Port H, J, P interrupt input pulse passed(STOP)	t _{PULSE}	4	_	_	tcyc				
17	D	IRQ pulse width, edge-sensitive mode (STOP)	PW _{IRQ}	1	_	_	tcyc				
18	D	XIRQ pulse width with X-bit set (STOP)	PW _{XIRQ}	4	_	_	tosc				

Maximum leakage current occurs at maximum operating temperature.
 Refer to Section A.1.4, "Current Injection" for more details
 Parameter only applies in stop or pseudo stop mode.

A.7.3.4 Emulation Expanded Mode (With Optional Access Stretching)




Figure A-16. Example 2b: Emulation Expanded Mode — Read with 1 Stretch Cycle



0x0040-0x007F Enhanced Capture Timer 16-Bit 8-Channels (ECT) Map (Sheet 3 of 3)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x006D	TIMTST	R	0	0	0	0	0	0	0	0
UXUUOD	TIIVITST	W			F	Reserved Fo	r Factory Tes	st		
0x006E	PTPSR	R W	PTPS7	PTPS6	PTPS5	PTPS4	PTPS3	PTPS2	PTPS1	PTPS0
0x006F	PTMCPSR	R W	PTMPS7	PTMPS6	PTMPS5	PTMPS4	PTMPS3	PTMPS2	PTMPS1	PTMPS0
0x0070	PBCTL	R W	0	PBEN	0	0	0	0	PBOVI	0
0x0071	PBFLG	R W	0	0	0	0	0	0	PBOVF	0
0x0072	РАЗН	R W	PA3H7	PA3H6	PA3H5	PA3H4	PA3H3	PA3H2	PA3H1	PA3H0
0x0073	PA2H	R	PA2H7	PA2H6	PA2H5	PA2H4	PA2H3	PA2H2	PA2H1	PA2H0
0x0074	PA1H	R W	PA1H7	PA1H6	PA1H5	PA1H4	PA1H3	PA1H2	PA1H1	PA1H 0
0x0075	PA0H	R W	PA0H7	PA0H6	PA0H5	PA0H4	PA0H3	PA0H2	PA0H1	PA0H0
0x0076	MCCNT (hi)	R W	MCCNT15	MCCNT14	MCCNT13	MCCNT12	MCCNT11	MCCNT10	MCCNT9	MCCNT8
0x0077	MCCNT (lo)	R W	MCCNT7	MCCNT6	MCCNT5	MCCNT4	MCCNT3	MCCNT2	MCCNT1	MCCNT0
0x0078	TC0H (hi)	R W	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8
0x0079	TC0H (lo)	R W	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0
0x007A	TC1H (hi)	R W	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8
0x007B	TC1H (lo)	R W	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0
0x007C	TC2H (hi)	R W	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8
0x007D	TC2H (lo)	R W	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0
0x007E	TC3H (hi)	R W	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8
0x007F	TC3H (lo)	R W	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0