

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	HCS12X
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	91
Program Memory Size	384КВ (384К × 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24К х 8
Voltage - Supply (Vcc/Vdd)	1.72V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=s912xeq384j3val

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 1-8. MC9S12XEA256/MC9S12XEA128 80-pin QFP Package Pin Assignment

NOTE

SPECIAL BOND-OUT TO PROVIDE ACCESS TO EXTRA ADC CHANNELS IN 80QFP. WARNING: NOT PIN-COMPATIBLE WITH REST OF FAMILY. THE MC9S12XET256 AND MC9S12XEG128 USE THE STANDARD 80QFP BOND-OUT, COMPATIBLE WITH OTHER FAMILY MEMBERS.



2.3.29 Port S Data Register (PTS)

Access: User read/write⁽¹⁾ Address 0x0248 7 6 5 4 3 2 1 0 R PTS7 PTST6 PTS5 PTS4 PTS3 PTS2 PTS1 PTS0 W Altern. SS0 SCK0 MOSI0 MISO0 TXD1 RXD1 TXD0 RXD0 Function 0 0 0 0 0 0 0 0 Reset

Figure 2-27. Port S Data Register (PTS)

1. Read: Anytime. Write: Anytime.

Table 2-26. PTS Register Field Descriptions

Field	Description
7 PTS	Port S general purpose input/output data—Data Register Port S pin 7 is associated with the SS signal of the SPI0 module. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.
6 PTS	Port S general purpose input/output data—Data Register Port S pin 6 is associated with the SCK signal of the SPI0 module. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.
5 PTS	Port S general purpose input/output data—Data Register Port S pin 5 is associated with the MOSI signal of the SPI0 module. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.
4 PTS	Port S general purpose input/output data—Data Register Port S pin 4 is associated with the MISO signal of the SPI0 module. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.
3 PTS	Port S general purpose input/output data—Data Register Port S pin 3 is associated with the TXD signal of the SCI1 module. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.
2 PTS	Port S general purpose input/output data—Data Register Port S bits 2 is associated with the RXD signal of the SCI1 module. When not used with the alternative function, this pin can be used as general purpose I/O. If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the buffered pin input state is read.

8.1.5 Block Diagram



Figure 8-1. Debug Module Block Diagram

8.2 External Signal Description

The S12XDBG sub-module features two external tag input signals. See Device User Guide (DUG) for the mapping of these signals to device pins. These tag pins may be used for the external tagging in emulation modes only.

Pin Name	Pin Functions	Description
TAGHI (See DUG)	TAGHI	When instruction tagging is on, tags the high half of the instruction word being read into the instruction queue.
TAGLO (See DUG)	TAGLO	When instruction tagging is on, tags the low half of the instruction word being read into the instruction queue.
TAGLO (See DUG)	Unconditional Tagging Enable	In emulation modes, a low assertion on this pin in the 7th or 8th cycle after the end of reset enables the Unconditional Tagging function.

8.3 Memory Map and Registers

8.3.1 Module Memory Map

A summary of the registers associated with the S12XDBG sub-block is shown in Table 8-2. Detailed descriptions of the registers and bits are given in the subsections that follow.



Bit Field Insert and Invert

BFINSI

Operation

$$!RS1[w:0] \Rightarrow RD[w+0:0];$$

$$w = (RS2[7:4])$$

$$o = (RS2[3:0])$$

Extracts w+1 bits from register RS1 starting at position 0, inverts them and writes into register RD starting at position *o*. The remaining bits in RD are not affected. If (o+w) > 15 the upper bits are ignored. Using R0 as a RS1, this command can be used to set bits.



CCR Effects

Ν	Z	V	С
Δ	Δ	0	_

- N: Set if bit 15 of the result is set; cleared otherwise.
- Z: Set if the result is \$0000; cleared otherwise.
- V: 0; cleared.
- C: Not affected.

Code and CPU Cycles

Source Form	Address Mode		Machine Code							Cycles		
BFINSI RD, RS1, RS2	TRI	0	1	1	1	0	RD	RS1	RS2	1	1	Р



NEG

Two's Complement

NEG

Operation

- $-RS \Rightarrow RD$ (translates to SUB RD, R0, RS)
- $-RD \Rightarrow RD$ (translates to SUB RD, R0, RD)

Performs a two's complement on a general purpose register.

CCR Effects

Ν	Ζ	V	С
Δ	Δ	Δ	Δ

- N: Set if bit 15 of the result is set; cleared otherwise.
- Z: Set if the result is \$0000; cleared otherwise.
- V: Set if a two's complement overflow resulted from the operation; cleared otherwise. RS[15] & RD[15]_{new}
- C: Set if there is a carry from the bit 15 of the result; cleared otherwise $RS[15] \mid RD[15]_{new}$

Code and CPU Cycles

Source Form	Address Mode		Machine Code								Cycles	
NEG RD, RS	TRI	0	0	0	1	1	RD	0 0 0	RS	0	0	Р
NEG RD	TRI	0	0	0	1	1	RD	0 0 0	RD	0	0	Р

ter 14 Enhanced Capture Timer (ECT16B8CV3)

Register Name		Bit 7	6	5	4	3	2	1	Bit 0
0x000D TSCR2	R W	ΤΟΙ	0	0	0	TCRE	PR2	PR1	PR0
0x000E TFLG1	R W	C7F	C6F	C5F	C4F	C3F	C2F	C1F	C0F
0x000F TFLG2	R W	TOF	0	0	0	0	0	0	0
0x0010 TC0 (High)	R W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0x0011 TC0 (Low)	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0012 TC1 (High)	R W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0x0013 TC1 (Low)	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0014 TC2 (High)	R W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0x0015 TC2 (Low)	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0016 TC3 (High)	R W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0x0017 TC3 (Low)	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0018 TC4 (High)	R W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0x0019 TC4 (Low)	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x001A TC5 (High)	R W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0x001B TC5 (Low)	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
] = Unimpleme	ented or Rese	rved				

Figure 14-2. ECT Register Summary (Sheet 2 of 5)

MC9S12XE-Family Reference Manual Rev. 1.25





 t_{T} = Minimum trailing time after the last SCK edge

 t_1 = Minimum idling time between transfers (minimum \overline{SS} high time), not required for back-to-back transfers

```
Figure 21-15. SPI Clock Format 1 (CPHA = 1), with 16-Bit Transfer Width selected (XFRW = 1)
```

The \overline{SS} line can remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred in systems having a single fixed master and a single slave that drive the MISO data line.

• Back-to-back transfers in master mode

In master mode, if a transmission has completed and new data is available in the SPI data register, this data is sent out immediately without a trailing and minimum idle time.

The SPI interrupt request flag (SPIF) is common to both the master and slave modes. SPIF gets set one half SCK cycle after the last SCK edge.

21.4.4 SPI Baud Rate Generation

Baud rate generation consists of a series of divider stages. Six bits in the SPI baud rate register (SPPR2, SPPR1, SPPR0, SPR2, SPR1, and SPR0) determine the divisor to the SPI module clock which results in the SPI baud rate.

The SPI clock rate is determined by the product of the value in the baud rate preselection bits (SPPR2–SPPR0) and the value in the baud rate selection bits (SPR2–SPR0). The module clock divisor equation is shown in Equation 21-3.

BaudRateDivisor = (SPPR + 1) • 2^(SPR + 1) Eqn. 21-3



22.3.2.15 16-Bit Pulse Accumulator Control Register (PACTL)

Module Base + 0x0020

	7	6	5	4	3	2	1	0
R	0	ΡΔΕΝ		PEDGE	CI K1	CLKO		ΡΔΙ
w		IALN	TANIOD	TEDGE	OLKI	OLKO	TAOVI	I AI
Reset	0	0	0	0	0	0	0	0
		Unimplemente	ed or Reserved					

Figure 22-24. 16-Bit Pulse Accumulator Control Register (PACTL)

When PAEN is set, the PACT is enabled. The PACT shares the input pin with IOC7.

Read: Any time

Write: Any time

Field	Description
6 PAEN	Pulse Accumulator System Enable — PAEN is independent from TEN. With timer disabled, the pulse accumulator can function unless pulse accumulator is disabled. 0 16-Bit Pulse Accumulator system disabled. 1 Pulse Accumulator system enabled.
5 PAMOD	 Pulse Accumulator Mode — This bit is active only when the Pulse Accumulator is enabled (PAEN = 1). See Table 22-19. 0 Event counter mode. 1 Gated time accumulation mode.
4 PEDGE	 Pulse Accumulator Edge Control — This bit is active only when the Pulse Accumulator is enabled (PAEN = 1). For PAMOD bit = 0 (event counter mode). See Table 22-19. 0 Falling edges on IOC7 pin cause the count to be incremented. 1 Rising edges on IOC7 pin cause the count to be incremented. For PAMOD bit = 1 (gated time accumulation mode). 0 IOC7 input pin high enables M (bus clock) divided by 64 clock to Pulse Accumulator and the trailing falling edge on IOC7 sets the PAIF flag. 1 IOC7 input pin low enables M (bus clock) divided by 64 clock to Pulse Accumulator and the trailing rising edge on IOC7 sets the PAIF flag.
3:2 CLK[1:0]	Clock Select Bits — Refer to Table 22-20.
1 PAOVI	Pulse Accumulator Overflow Interrupt Enable 0 Interrupt inhibited. 1 Interrupt requested if PAOVF is set.
0 PAI	Pulse Accumulator Input Interrupt Enable 0 Interrupt inhibited. 1 Interrupt requested if PAIF is set.

Table 22-18. PACTL Field Descriptions



Table 23-5. VREGAPICL Field Descriptions (continued)

Field	Description
1 APIE	Autonomous Periodical Interrupt Enable Bit0 API interrupt request is disabled.1 API interrupt will be requested whenever APIF is set.
0 APIF	 Autonomous Periodical Interrupt Flag — APIF is set to 1 when the in the API configured time has elapsed. This flag can only be cleared by writing a 1 to it. Clearing of the flag has precedence over setting. Writing a 0 has no effect. If enabled (APIE = 1), APIF causes an interrupt request. 0 API timeout has not yet occurred. 1 API timeout has occurred.

23.3.2.4 Autonomous Periodical Interrupt Trimming Register (VREGAPITR)

The VREGAPITR register allows to trim the API timeout period.

0x02F3

_	7	6	5	4	3	2	1	0
R							0	0
w	ALIIII3	AI 1114	ALIINO	ALITIZ	ALIIII	ALIINO		
Reset	0 ¹	0	0					

1. Reset value is either 0 or preset by factory. See Section 1 (Device Overview) for details.

= Unimplemented or Reserved

Figure 23-5. Autonomous Periodical Interrupt Trimming Register (VREGAPITR)

Table 23-6. VREGAPITR Field Descriptions

Field	Description
7–2 APITR[5:0]	Autonomous Periodical Interrupt Period Trimming Bits — See Table 23-7 for trimming effects.

Table 23-7. Trimming Effect of APIT

Bit	Trimming Effect
APITR[5]	Increases period
APITR[4]	Decreases period less than APITR[5] increased it
APITR[3]	Decreases period less than APITR[4]
APITR[2]	Decreases period less than APITR[3]
APITR[1]	Decreases period less than APITR[2]
APITR[0]	Decreases period less than APITR[1]

23.3.2.5 Autonomous Periodical Interrupt Rate High and Low Register (VREGAPIRH / VREGAPIRL)

The VREGAPIRH and VREGAPIRL register allows the configuration of the VREG_3V3 autonomous periodical interrupt rate.



25.4.2.20 Disable EEPROM Emulation Command

- - -

. .

The Disable EEPROM Emulation command causes the Memory Controller to suspend current EEE activity.

Table 25-73. Disable EEPROM Emulation Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters		
000	0x14	Not required	

Upon clearing CCIF to launch the Disable EEPROM Emulation command, the Memory Controller will halt EEE operations at the next convenient point without clearing the EEE tag RAM or tag counter before setting the CCIF flag.

Table 25-74. Disable EEPROM Emulation (Command Error Handling

Register	Error Bit	Error Condition
	ACCERR	Set if CCOBIX[2:0] != 000 at command launch
		Set if a Load Data Field command sequence is currently active
ESTAT		Set if Full Partition D-Flash or Partition D-Flash command not previously run
FSTAL	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None
FERSTAT	EPVIOLIF	None

25.4.2.21 EEPROM Emulation Query Command

The EEPROM Emulation Query command returns EEE partition and status variables.

Table 25-75. EEPROM Emulation Query Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters			
000	0x15 Not required			
001	Return DFPART			
010	Return ERPART			
011	Return ECOUNT ⁽¹⁾			
100	Return Dead Sector Count Return Ready Sector Count			

Indicates sector erase count

Upon clearing CCIF to launch the EEPROM Emulation Query command, the CCIF flag will set after the EEE partition and status variables are stored in the FCCOBIX register. If the Emulation Query command is executed prior to partitioning (Partition D-Flash Command Section 25.4.2.15), the following reset values are returned: DFPART = $0x_FFFF$, ERPART = $0x_FFFF$, ECOUNT = $0x_FFFF$, Dead Sector Count = $0x \ 00$, Ready Sector Count = $0x \ 00$.



Table 26-16. FERCNFG Field Descriptions (continued)

Field	Description
3 ERSVIE1	 EEE Error Type 1 Interrupt Enable — The ERSVIE1 bit controls interrupt generation when a change state error is detected during an EEE operation. 0 ERSVIF1 interrupt disabled 1 An interrupt will be requested whenever the ERSVIF1 flag is set (see Section 26.3.2.8)
2 ERSVIE0	 EEE Error Type 0 Interrupt Enable — The ERSVIE0 bit controls interrupt generation when a sector format error is detected during an EEE operation. 0 ERSVIF0 interrupt disabled 1 An interrupt will be requested whenever the ERSVIF0 flag is set (see Section 26.3.2.8)
1 DFDIE	 Double Bit Fault Detect Interrupt Enable — The DFDIE bit controls interrupt generation when a double bit fault is detected during a Flash block read operation. 0 DFDIF interrupt disabled 1 An interrupt will be requested whenever the DFDIF flag is set (see Section 26.3.2.8)
0 SFDIE	 Single Bit Fault Detect Interrupt Enable — The SFDIE bit controls interrupt generation when a single bit fault is detected during a Flash block read operation. 0 SFDIF interrupt disabled whenever the SFDIF flag is set (see Section 26.3.2.8) 1 An interrupt will be requested whenever the SFDIF flag is set (see Section 26.3.2.8)

Flash Status Register (FSTAT) 26.3.2.7

The FSTAT register reports the operational status of the Flash module.



Offset Module Base + 0x0006

Figure 26-11. Flash Status Register (FSTAT) 1. Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence (see Section 26.6).

CCIF, ACCERR, and FPVIOL bits are readable and writable, MGBUSY and MGSTAT bits are readable but not writable, while remaining bits read 0 and are not writable.





Offset Module Base + 0x000A

26.3.2.11.1 FCCOB - NVM Command Mode

NVM command mode uses the indexed FCCOB register to provide a command code and its relevant parameters to the Memory Controller. The user first sets up all required FCCOB fields and then initiates the command's execution by writing a 1 to the CCIF bit in the FSTAT register (a 1 written by the user clears the CCIF command completion flag to 0). When the user clears the CCIF bit in the FSTAT register all FCCOB parameter fields are locked and cannot be changed by the user until the command completes (as evidenced by the Memory Controller returning CCIF to 1). Some commands return information to the FCCOB register array.

The generic format for the FCCOB parameter fields in NVM command mode is shown in Table 26-26. The return values are available for reading after the CCIF flag in the FSTAT register has been returned to 1 by the Memory Controller. Writes to the unimplemented parameter fields (CCOBIX = 110 and CCOBIX = 111) are ignored with reads from these fields returning 0x0000.

Table 26-26 shows the generic Flash command format. The high byte of the first word in the CCOB array contains the command code, followed by the parameters for this specific Flash command. For details on the FCCOB settings required by each command, see the Flash command descriptions in Section 26.4.2.

CCOBIX[2:0]	Byte	FCCOB Parameter Fields (NVM Command Mode)	
000	н	FCMD[7:0] defining Flash command	
000	LO	0, Global address [22:16]	
001	HI	Global address [15:8]	
001	LO	Global address [7:0]	
010	HI	Data 0 [15:8]	
010	LO	Data 0 [7:0]	

Table 26-26. FCCOB - NVM Command Mode (Typical Usage)



Register	Error Bit	Error Condition
	ACCERR	Set if CCOBIX[2:0] != 010 at command launch
		Set if a Load Data Field command sequence is currently active
FSTAT		Set if command not available in current mode (see Table 27-30)
		Set if an invalid DFPART or ERPART selection is supplied
	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the read
	MGSTAT0	Set if any non-correctable errors have been encountered during the read
FERSTAT	EPVIOLIF	None

Table 27-64. Full Partition D-Flash Command Error Handling

27.4.2.16 Erase Verify D-Flash Section Command

The Erase Verify D-Flash Section command will verify that a section of code in the D-Flash user partition is erased. The Erase Verify D-Flash Section command defines the starting point of the data to be verified and the number of words.

Table 27-65. Erase Verify D-Flash Section Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters		
000	0x10	Global address [22:16] to identify the D-Flash block	
001	Global address [15:0] of the first word to be verified		
010	Number of words to be verified		

Upon clearing CCIF to launch the Erase Verify D-Flash Section command, the Memory Controller will verify the selected section of D-Flash memory is erased. The CCIF flag will set after the Erase Verify D-Flash Section operation has completed.



Table 28-3. Flash Configuration Field⁽¹⁾

Global Address	Size (Bytes)	Description
0x7F_FF0E ²	1	Flash Nonvolatile byte Refer to Section 28.3.2.14, "Flash Option Register (FOPT)"
0x7F_FF0F ²	1	Flash Security byte Refer to Section 28.3.2.2, "Flash Security Register (FSEC)"

1. Older versions may have swapped protection byte addresses

2. 0x7FF08 - 0x7F_FF0F form a Flash phrase and must be programmed in a single command write sequence. Each byte in the 0x7F_FF08 - 0x7F_FF0B reserved field should be programmed to 0xFF.

Table 28-4. Program IFR Fields

Global Address (PGMIFRON)	Size (Bytes)	Field Description
0x40_0000 - 0x40_0007	8	Device ID
0x40_0008 - 0x40_00E7	224	Reserved
0x40_00E8 - 0x40_00E9	2	Version ID
0x40_00EA - 0x40_00FF	22	Reserved
0x40_0100 - 0x40_013F	64	Program Once Field Refer to Section 28.4.2.7, "Program Once Command"
0x40_0140 - 0x40_01FF	192	Reserved

Table 28-5. P-Flash IFR Accessibility

Global Address (PGMIFRON)	Size (Bytes)	Accessed From
0x40_0000 - 0x40_01FF	512	XBUS0 (PBLK0S) ⁽¹⁾
0x40_0200 - 0x40_03FF	512	Unimplemented
0x40_0400 – 0x40_05FF	512	XBUS0 (PBLK1N)
0x40_0600 – 0x40_07FF	512	XBUS1 (PBLK1S)
0x40_0800 - 0x40_09FF	512	XBUS0 (PBLK2S)
0x40_0A00 - 0x40_0BFF	512	Unimplemented

1. Refer to Table 28-4 for more details.

Table 28-6.	EEE	Resource	Fields
-------------	-----	----------	--------

Global Address	Size (Bytes)	Description
0x10_0000 - 0x10_7FFF	32,768	D-Flash Memory (User and EEE)
0x10_8000 - 0x11_FFFF	98,304	Reserved
0x12_0000 - 0x12_007F	128	EEE Nonvolatile Information Register (EEEIFRON ^{(1)} = 1)
0x12_0080 - 0x12_0FFF	3,968	Reserved
0x12_1000 - 0x12_1EFF	3,840	Reserved
0x12_1F00 - 0x12_1FFF	256	EEE Tag RAM (TMGRAMON ¹ = 1)
0x12_2000 - 0x12_3BFF	7,168	Reserved
0x12_3C00 - 0x12_3FFF	1,024	Memory Controller Scratch RAM (TMGRAMON ¹ = 1)
0x12_4000 - 0x12_DFFF	40,960	Reserved
0x12_E000 - 0x12_FFFF	8,192	Reserved
0x13_0000 - 0x13_EFFF	61,440	Reserved
0x13_F000 - 0x13_FFFF	4,096	Buffer RAM (User and EEE)

MC9S12XE-Family Reference Manual Rev. 1.25



Command Write Sequence — An MCU instruction sequence to execute built-in algorithms (including program and erase) on the Flash memory.

D-Flash Memory — The D-Flash memory constitutes the nonvolatile memory store required for EEE. Memory space in the D-Flash memory not required for EEE can be partitioned to provide nonvolatile memory space for applications.

D-Flash Sector — The D-Flash sector is the smallest portion of the D-Flash memory that can be erased. The D-Flash sector consists of four 64 byte rows for a total of 256 bytes.

EEE (Emulated EEPROM) — A method to emulate the small sector size features and endurance characteristics associated with an EEPROM.

EEE IFR — Nonvolatile information register located in the D-Flash block that contains data required to partition the D-Flash memory and buffer RAM for EEE. The EEE IFR is visible in the global memory map by setting the EEEIFRON bit in the MMCCTL1 register.

NVM Command Mode — An NVM mode using the CPU to setup the FCCOB register to pass parameters required for Flash command execution.

Phrase — An aligned group of four 16-bit words within the P-Flash memory. Each phrase includes eight ECC bits for single bit fault correction and double bit fault detection within the phrase.

P-Flash Memory — The P-Flash memory constitutes the main nonvolatile memory store for applications.

P-Flash Sector — The P-Flash sector is the smallest portion of the P-Flash memory that can be erased. Each P-Flash sector contains 1024 bytes.

Program IFR — Nonvolatile information register located in the P-Flash block that contains the Device ID, Version ID, and the Program Once field. The Program IFR is visible in the global memory map by setting the PGMIFRON bit in the MMCCTL1 register.

29.1.2 Features

29.1.2.1 P-Flash Features

- 1024 Kbytes of P-Flash memory composed of three 256 Kbyte Flash blocks and two 128 Kbyte Flash blocks. The 256 Kbyte Flash block consists of two 128 Kbyte sections each divided into 128 sectors of 1024 bytes. The 128 Kbyte Flash blocks are each divided into 128 sectors of 1024 bytes.
- Single bit fault correction and double bit fault detection within a 64-bit phrase during read operations
- Automated program and erase algorithm with verify and generation of ECC parity bits
- Fast sector erase and phrase program operation
- Ability to program up to one phrase in each P-Flash block simultaneously
- Flexible protection scheme to prevent accidental program or erase of P-Flash memory



Register	Error Bit	Error Condition
		Set if CCOBIX[2:0] != 000 at command launch
	ACCERR	Set if a Load Data Field command sequence is currently active
FSTAT		Set if command not available in current mode (see Table 29-30)
	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None
FERSTAT	EPVIOLIF	None

 Table 29-76. EEPROM Emulation Query Command Error Handling

29.4.2.22 Partition D-Flash Command

The Partition D-Flash command allows the user to allocate sectors within the D-Flash block for applications and a partition within the buffer RAM for EEPROM access. The D-Flash block consists of 128 sectors with 256 bytes per sector. The Erase All Blocks command must be run prior to launching the Partition D-Flash command.

Table 29-77. Partition D-Flash Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters							
000	0x20	Not required						
001	Number of 256 byte sectors for the D-Flash user partition (DFPART)							
010	Number of 256 byte sectors for buffer RAM EEE partition (ERPART)							

Upon clearing CCIF to launch the Partition D-Flash command, the following actions are taken to define a partition within the D-Flash block for direct access (DFPART) and a partition within the buffer RAM for EEE use (ERPART):

- Validate the DFPART and ERPART values provided:
 - DFPART <= 128 (maximum number of 256 byte sectors in D-Flash block)
 - ERPART <= 16 (maximum number of 256 byte sectors in buffer RAM)
 - If ERPART > 0, 128 DFPART >= 12 (minimum number of 256 byte sectors in the D-Flash block required to support EEE)
 - If ERPART > 0, ((128-DFPART)/ERPART) >= 8 (minimum ratio of D-Flash EEE space to buffer RAM EEE space to support EEE)
- Erase verify the D-Flash block and the EEE nonvolatile information register
- Program DFPART to the EEE nonvolatile information register at global address 0x12_0000 (see Table 29-7)

ndix A Electrical Characteristics

A.6.2 Oscillator

Table A-24. Oscillator Characteristics

Conditions are shown in Table A-4. unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1a	С	Crystal oscillator range (loop controlled Pierce)	fosc	4.0	—	16	MHz	
1b	С	Crystal oscillator range (full swing Pierce) (1),(2)	fosc	2.0	_	40	MHz	
2	Р	Startup Current	iosc	100	_	_	μA	
3a	С	Oscillator start-up time (LCP, 4MHz) ⁽³⁾	t _{UPOSC}	—	2	10	ms	
3b	С	Oscillator start-up time (LCP, 8MHz) ³	t _{UPOSC}	—	1.6	8	ms	
Зc	С	Oscillator start-up time (LCP, 16MHz) ³	t _{UPOSC}	—	1	5	ms	
4a	С	Oscillator start-up time (full swing Pierce, 2MHz) ³	t _{UPOSC}	—	8	40	ms	
4b	С	Oscillator start-up time (full swing Pierce, 4MHz) ³	t _{UPOSC}	_	4	20	ms	
4c	С	Oscillator start-up time (full swing Pierce, 8MHz) ³	t _{UPOSC}	—	2	10	ms	
4d	С	Oscillator start-up time (full swing Pierce, 16MHz) ³	t _{UPOSC}	—	1	5	ms	
4e	С	Oscillator start-up time (full swing Pierce, 40MHz) ³	t _{UPOSC}	_	0.8	4	ms	
5	D	Clock Quality check time-out	t _{CQOUT}	0.45	_	2.5	s	
6	Р	Clock Monitor Failure Assert Frequency	f _{CMFA}	200	400	1000	KHz	
7	Р	External square wave input frequency	f _{EXT}	2.0	_	50	MHz	
8	D	External square wave pulse width low	t _{EXTL}	9.5		_	ns	
9	D	External square wave pulse width high	t _{EXTH}	9.5	—	—	ns	
10	D	External square wave rise time	t _{EXTR}	_	_	1	ns	
11	D	External square wave fall time	t _{EXTF}	_	_	1	ns	
12	D	Input Capacitance (EXTAL, XTAL pins)	C _{IN}	—	7	—	pF	
13	Р	EXTAL Pin Input High Voltage	V _{IH,EXTAL}	0.75*V _{DDPLL}		—	V	
	Т	EXTAL Pin Input High Voltage,(4)	V _{IH,EXTAL}	—	—	V _{DDPLL} + 0.3	V	
14	Р	EXTAL Pin Input Low Voltage	V _{IL,EXTAL}	—	—	0.25*V _{DDPLL}	V	
	т	EXTAL Pin Input Low Voltage ^{,4}	V _{IL,EXTAL}	V _{SSPLL} - 0.3	_	_	V	
15	С	EXTAL Pin Input Hysteresis	V _{HYS,EXTAL}	—	180	—	mV	
16	с	EXTAL Pin oscillation amplitude (loop controlled Pierce)	V _{PP,EXTAL}	—	0.9	—	V	

Depending on the crystal a damping series resistor might be necessary
 Only valid if full swing Pierce oscillator/external clock mode is selected
 These values apply for carefully designed PCB layouts with capacitors that match the crystal/resonator requirements..
 Only applies if EXTAL is externally driven



0x0080–0x00AF Analog-to-Digital Converter 12-bit 16-Channels (ATD1) Map (Sheet 2 of 3)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0,0000		R	Bit15	14	13	12	11	10	9	Bit8
0x0096	ess Name)96 ATD1DR3H)97 ATD1DR3L)98 ATD1DR3L)98 ATD1DR3L)98 ATD1DR3L)98 ATD1DR3L)99 ATD1DR4L)99 ATD1DR4L)94 ATD1DR4L)95 ATD1DR5L)96 ATD1DR6L)97 ATD1DR6L)98 ATD1DR7L)96 ATD1DR7L)97 ATD1DR7L)98 ATD1DR7L)97 ATD1DR7L)98 ATD1DR7L)99 ATD1DR7L)91 ATD1DR7L)92 ATD1DR7L)93 ATD1DR8L)94 ATD1DR9L)93 ATD1DR9L	w								
020007		R	Bit7	Bit6	0	0	0	0	0	0
0x0037		W								
0x0098	ATD1DB4H	R	Bit15	14	13	12	11	10	9	Bit8
encode		W								
0x0099	ATD1DR4L	R	Bit7	Bit6	0	0	0	0	0	0
		W								
0x009A	ATD1DR5H	R	Bit15	14	13	12	11	10	9	Bit8
		W	D:17	Dila						
0x009B	ATD1DR3H ATD1DR3L ATD1DR3L ATD1DR3L ATD1DR3L ATD1DR3L ATD1DR3L ATD1DR3L ATD1DR4L ATD1DR4L ATD1DR4L ATD1DR3L ATD1DR3L <t< td=""><td>ĸ</td><td>Bit/</td><td>Bitb</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></t<>	ĸ	Bit/	Bitb	0	0	0	0	0	0
	 ATD1DR4L ATD1DR5H ATD1DR5L ATD1DR5L ATD1DR6H ATD1DR6L ATD1DR7H ATD1DR7L ATD1DR8H ATD1DR8L ATD1DR9H ATD1DR10H 		Di+16	14	10	10	11	10	0	Dito
0x009C	ATD1DR6H	л W	DILTO	14	13	12	11	10	9	DILO
	ATD1DR6H ATD1DR6L ATD1DR7H ATD1DR7L ATD1DR7L	R	Bit7	Bit6	0	0	0	0	0	0
0x009D	ATD1DR6L	w	Diti	Dito	0	0	0	0	0	0
	0x009E ATD1DR7H	R	Bit15	14	13	12	11	10	9	Bit8
0x009E		w	2				••			2.10
		R	Bit7	Bit6	0	0	0	0	0	0
0x009F	ATD1DR7L	w								
0x00A0 ATD1DR8		R	Bit15	14	13	12	11	10	9	Bit8
	AID1DR8H	w								
0,000.4.1		R	Bit7	Bit6	0	0	0	0	0	0
UXUUAT	AIDIDHOL	w								
0,0002	DA1 ATD1DR8L	R	Bit15	14	13	12	11	10	9	Bit8
		W								
0x00A3	2 ATD1DR9H 3 ATD1DR9L	R	Bit7	Bit6	0	0	0	0	0	0
0.000.00		W								
0x00A4	ATD1DR10H	R	Bit15	14	13	12	11	10	9	Bit8
		W		Dia						
0x00A5	ATD1DR10L	R	Bit7	Bit6	0	0	0	0	0	0
		VV	Ditte	14	10	10		10	0	D:+0
0x00A6	ATD1DR11H	R W	BILIS	14	13	12		10	9	BII8
			Bit7	Bit6	0	0	0	0	0	0
0x00A7	ATD1DR11L	w	Dit7	Dito	0	0	0	0	0	0
		B	Bit15	14	13	12	11	10	9	Bit8
0x00A8	ATD1DR12H	w	Bitto		10	12		10	Ŭ	Dito
		R	Bit7	Bit6	0	0	0	0	0	0
0x00A9	ATD1DR12L	W			-	-	-	-	-	-
		R	Bit15	14	13	12	11	10	9	Bit8
UXUUAA	ALD1DR13H	W								
		R	Bit7	Bit6	0	0	0	0	0	0
UXUUAD	AIDIDAISL	W								

MC9S12XE-Family Reference Manual Rev. 1.25



0x00B0-0x00B7 Inter IC Bus (IIC1) Map

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0x00B0	IBAD	R	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	0			
0.00020	IDAD			7.2.1.0									
0x00B1	IBFD	R	IBC7	IBC6	IBC5	IBC4	IBC3	IBC2	IBC1	IBC0			
0.0002		w				• • ·							
0v00B2	IBCB	R	IREN	IBIE	MS/SI		τχακ	0	0				
000002	IDOIT	w	IDEN		NIO/OL		INAN	RSTA		IDOWAI			
0~0082	IRCD	R	TCF	IAAS	IBB		0	SRW	IDIE	RXAK			
0X00D3	IDON	W				IDAL			IDIF				
	IBDR	IBDR	34 IBDR	חחמו	R	D7	De	DE	D4	20	50		٦A
0X0004				w	Dī	00	D5	D4	03	DZ	DI	00	
)B5 IBCR2	R	CCEN		0	0	0						
0X0005		W	GCEN	ADITE				ADRIU	ADD9	ADHO			
0,0000	Pacarvad	R	0	0	0	0	0	0	0	0			
UXUUBO	neserved												
0,0007	Basaryad	R	0	0	0	0	0	0	0	0			
0x00B7	neservea	W											

0x00B8–0x00BF Asynchronous Serial Interface (SCI2) Map

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x00B8	SCI2BDH ⁽¹⁾	R W	IREN	TNP1	TNP0	SBR12	SBR11	SBR10	SBR9	SBR8	
0x00B9	SCI2BDL ¹	R W	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	
0x00BA	SCI2CR11	R W	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT	
0x00B8	SCI2ASB1 ⁽²⁾	R	BXEDGIE	0	0	0	0	BERRV	BEBBIE	BKDIF	
OXOODO	0012/10111	W	TIXEBOII					DEITITY	DEITIM	BRBR	
0x00B9	SCI2ACB12	R	BXEDGIE	0	0	0	0	0	BERRIE	BKDIE	
0,00000 0012,10111	0012/10111	W	TO CED GIE						BEITTE		
	SCI2ACR2 ²	R	0	0	0	0	0	BERRM1	BEBBM0	BKDEE	
OKOODIN		W						DEFRIN	BEITIMO	DIGHT	
0x00BB	SCI2CR2	R W	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	
	6C126D1	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	
UXUUDO	50125R1										
	6C126D2	R		0	0			BDK12	סוחעד	RAF	
UXUUDD	30123H2 W	SUIZSHZ W	W	AIVIAF			INFUL		BRK13		
		R	R8	то	0	0	0	0	0	0	
0X00BE	SUZURA	W		10							
	SCIODDI	R	R7	R6	R5	R4	R3	R2	R1	R0	
UXUUDF	SCIZDRL	W	T7	T6	T5	T4	T3	T2	T1	Т0	

1. Those registers are accessible if the AMAP bit in the SCI2SR2 register is set to zero 2. Those registers are accessible if the AMAP bit in the SCI2SR2 register is set to one