



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	HCS12X
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	91
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.72V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912xet256bmal

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.3.40 Port M Reduced Drive Register (RDRM)



Write: Anytime.

Table 2-36. RDRM Register Field Descriptions

Field	Description
7-0 RDRM	 Port M reduced drive—Select reduced drive for outputs This register configures the drive strength of Port M output pins 7 through 0 as either full or reduced independent of the function used on the pins. If a pin is used as input this bit has no effect. 1 Reduced drive selected (approx. 1/5 of the full drive strength). 0 Full drive strength enabled.

2.3.41 Port M Pull Device Enable Register (PERM)

Address 0x0254

Access: User read/write⁽¹⁾

	7	6	5	4	3	2	1	0
R W	PERM7	PERM6	PERM5	PERM4	PERM3	PERM2	PERM1	PERM0
Reset	0	0	0	0	0	0	0	0

Figure 2-39. Port M Pull Device Enable Register (PERM)

1. Read: Anytime. Write: Anytime.

Table 2-37. PERM Register Field Descriptions

Field	Description
7-0 PERM	 Port M pull device enable—Enable pull-up devices on input pins These bits configure whether a pull device is activated, if the associated pin is used as an input or wired-or output. This bit has no effect if the pin is used as push-pull output. Out of reset no pull device is enabled. 1 Pull device enabled. 0 Pull device disabled.



2.3.83 Port AD1 Pull Up Enable Register 0 (PER0AD1)



1. Read: Anytime. Write: Anytime.

Table 2-79. PER0AD1 Register Field Descriptions

Field	Description
7-0	Port AD1 pull device enable—Enable pull devices on input pins
PER0AD1	These bits configure whether a pull device is activated, if the associated pin is used as an input. This bit has no effect if the pin is used as an entruit. Out of reset no pull device is analyzed.
	1 Pull device enabled.
	0 Pull device disabled.

2.3.84 Port AD1 Pull Up Enable Register 1 (PER1AD1)

Access: User read/write⁽¹⁾

	7	6	5	4	3	2	1	0
R W	PER1AD17	PER1AD16	PER1AD15	PER1AD14	PER1AD13	PER1AD12	PER1AD11	PER1AD10
Reset	0	0	0	0	0	0	0	0

Figure 2-82. Port AD1 Pull Up Enable Register 1 (PER1AD1)

1. Read: Anytime. Write: Anytime.

Table 2-80. PER1AD1 Register Field Descriptions

Field	Description
7-0 PER1AD1	Port AD1 pull device enable—Enable pull devices on input pins These bits configure whether a pull device is activated, if the associated pin is used as an input. This bit has no effect if the pin is used as an output. Out of reset no pull device is enabled. 1 Pull device enabled. 0 Pull device disabled



Differently from the normal bit transfer (where the host initiates the transmission), the serial interface ACK handshake pulse is initiated by the target MCU by issuing a negative edge in the BKGD pin. The hardware handshake protocol in Figure 7-11 specifies the timing when the BKGD pin is being driven, so the host should follow this timing constraint in order to avoid the risk of an electrical conflict in the BKGD pin.

NOTE

The only place the BKGD pin can have an electrical conflict is when one side is driving low and the other side is issuing a speedup pulse (high). Other "highs" are pulled rather than driven. However, at low rates the time of the speedup pulse can become lengthy and so the potential conflict time becomes longer as well.

The ACK handshake protocol does not support nested ACK pulses. If a BDM command is not acknowledge by an ACK pulse, the host needs to abort the pending command first in order to be able to issue a new BDM command. When the CPU enters wait or stop while the host issues a hardware command (e.g., WRITE_BYTE), the target discards the incoming command due to the wait or stop being detected. Therefore, the command is not acknowledged by the target, which means that the ACK pulse will not be issued in this case. After a certain time the host (not aware of stop or wait) should decide to abort any possible pending ACK pulse in order to be sure a new command can be issued. Therefore, the protocol provides a mechanism in which a command, and its corresponding ACK, can be aborted.

NOTE

The ACK pulse does not provide a time out. This means for the GO_UNTIL command that it can not be distinguished if a stop or wait has been executed (command discarded and ACK not issued) or if the "UNTIL" condition (BDM active) is just not reached yet. Hence in any case where the ACK pulse of a command is not issued the possible pending command should be aborted before issuing a new command. See the handshake abort procedure described in Section 7.4.8, "Hardware Handshake Abort Procedure".

7.4.8 Hardware Handshake Abort Procedure

The abort procedure is based on the SYNC command. In order to abort a command, which had not issued the corresponding ACK pulse, the host controller should generate a low pulse in the BKGD pin by driving it low for at least 128 serial clock cycles and then driving it high for one serial clock cycle, providing a speedup pulse. By detecting this long low pulse in the BKGD pin, the target executes the SYNC protocol, see Section 7.4.9, "SYNC — Request Timed Reference Pulse", and assumes that the pending command and therefore the related ACK pulse, are being aborted. Therefore, after the SYNC protocol has been completed the host is free to issue new BDM commands. For Firmware READ or WRITE commands it can not be guaranteed that the pending command is aborted when issuing a SYNC before the corresponding ACK pulse. There is a short latency time from the time the READ or WRITE access begins until it is finished and the corresponding ACK pulse is issued. The latency time depends on the firmware READ or WRITE command that is issued and if the serial interface is running on a different clock rate than the bus. When the SYNC command starts during this latency time the READ or WRITE command will not be aborted, but the corresponding ACK pulse will be aborted. A pending GO, TRACE1 or





Logical Shift Right with Carry



Operation



n = RS or IMM4

Shifts the bits in register RD *n* positions to the right. The higher *n* bits of the register RD become filled with the carry flag. The carry flag will be updated to the bit contained in RD[n-1] before the shift for n > 0. *n* can range from 0 to 16.

In immediate address mode, *n* is determined by the operand IMM4. *n* is considered to be 16 if IMM4 is equal to 0.

In dyadic address mode, *n* is determined by the content of RS. *n* is considered to be 16 if the content of RS is greater than 15.

CCR Effects

Ν	Ζ	V	С		
Δ	Δ	Δ	Δ		

- N: Set if bit 15 of the result is set; cleared otherwise.
- Z: Set if the result is \$0000; cleared otherwise.
- V: Set if a two's complement overflow resulted from the operation; cleared otherwise. $RD[15]_{old} \wedge RD[15]_{new}$
- C: Set if n > 0 and RD[n-1] = 1; if n = 0 unaffected.

Code and CPU Cycles

Source Form	Address Mode	Machine Code							Cycles					
CSR RD, #IMM4	IMM4	0	0	0	0	1	RD	IMM4		1	0	1	1	Р
CSR RD, RS	DYA	0	0	0	0	1	RD	RS	1	0	0	1	1	Р



Chapter 10 XGATE (S12XGATEV3)

Interrupt Priorities 7 to 4 (XGISP74)") and one for threads of priority level 3 to 1 (refer to Section 10.3.1.6, "XGATE Initial Stack Pointer for Interrupt Priorities 3 to 1 (XGISP31)").



Field	Description
1 SLPAK	 Sleep Mode Acknowledge — This flag indicates whether the MSCAN module has entered sleep mode (see Section 16.4.5.5, "MSCAN Sleep Mode"). It is used as a handshake flag for the SLPRQ sleep mode request. Sleep mode is active when SLPRQ = 1 and SLPAK = 1. Depending on the setting of WUPE, the MSCAN will clear the flag if it detects activity on the CAN bus while in sleep mode. 0 Running — The MSCAN operates normally 1 Sleep mode active — The MSCAN has entered sleep mode
0 INITAK	Initialization Mode Acknowledge — This flag indicates whether the MSCAN module is in initialization mode (see Section 16.4.4.5, "MSCAN Initialization Mode"). It is used as a handshake flag for the INITRQ initialization mode request. Initialization mode is active when INITRQ = 1 and INITAK = 1. The registers CANCTL1, CANBTR0, CANBTR1, CANIDAC, CANIDAR0–CANIDAR7, and CANIDMR0–CANIDMR7 can be written only by the CPU when the MSCAN is in initialization mode. 0 Running — The MSCAN operates normally 1 Initialization mode active — The MSCAN has entered initialization mode

Table 16-4. CANCTL1 Register Field Descriptions (continued)

16.3.2.3 MSCAN Bus Timing Register 0 (CANBTR0)

The CANBTR0 register configures various CAN bus timing parameters of the MSCAN module.

Module Base + 0x0002

Access: User read/write⁽¹⁾

_	7	6	5	4	3	2	1	0
R W	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
Reset:	0	0	0	0	0	0	0	0

Figure 16-6. MSCAN Bus Timing Register 0 (CANBTR0)

1. Read: Anytime Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)

Table 16-5. CANBTR0 Register Field Descriptions

Field	Description
7-6 SJW[1:0]	Synchronization Jump Width — The synchronization jump width defines the maximum number of time quanta (Tq) clock cycles a bit can be shortened or lengthened to achieve resynchronization to data transitions on the CAN bus (see Table 16-6).
5-0 BRP[5:0]	Baud Rate Prescaler — These bits determine the time quanta (Tq) clock which is used to build up the bit timing (see Table 16-7).

Table To 0. Cynollionization Gamp Wiati	Table 16-6.	synchronization	Jump	Width
---	-------------	-----------------	------	-------

SJW1	SJW0	Synchronization Jump Width
0	0	1 Tq clock cycle
0	1	2 Tq clock cycles
1	0	3 Tq clock cycles
1	1	4 Tq clock cycles



NOTE

The CANTBSEL register is held in the reset state when the initialization mode is active (INITRQ = 1 and INITAK=1). This register is writable when not in initialization mode (INITRQ = 0 and INITAK = 0).

Table 16-17. CANTBSEL Register Field Descriptions

Field	Description
2-0 TX[2:0]	Transmit Buffer Select — The lowest numbered bit places the respective transmit buffer in the CANTXFG register space (e.g., TX1 = 1 and TX0 = 1 selects transmit buffer TX0; TX1 = 1 and TX0 = 0 selects transmit buffer TX1). Read and write accesses to the selected transmit buffer will be blocked, if the corresponding TXEx bit is cleared and the buffer is scheduled for transmission (see Section 16.3.2.7, "MSCAN Transmitter Flag Register (CANTFLG)"). 0 The associated message buffer is deselected 1 The associated message buffer is selected, if lowest numbered bit

The following gives a short programming example of the usage of the CANTBSEL register:

To get the next available transmit buffer, application software must read the CANTFLG register and write this value back into the CANTBSEL register. In this example Tx buffers TX1 and TX2 are available. The value read from CANTFLG is therefore 0b0000_0110. When writing this value back to CANTBSEL, the Tx buffer TX1 is selected in the CANTXFG because the lowest numbered bit set to 1 is at bit position 1. Reading back this value out of CANTBSEL results in 0b0000_0010, because only the lowest numbered bit position set to 1 is presented. This mechanism eases the application software's selection of the next available Tx buffer.

- LDAA CANTFLG; value read is 0b0000_0110
- STAA CANTBSEL; value written is 0b0000_0110
- LDAA CANTBSEL; value read is 0b0000_0010

If all transmit message buffers are deselected, no accesses are allowed to the CANTXFG registers.

16.3.2.12 MSCAN Identifier Acceptance Control Register (CANIDAC)

The CANIDAC register is used for identifier acceptance control as described below.



Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1), except bits IDHITx, which are read-only

MC9S12XE-Family Reference Manual Rev. 1.25

ter 18 Periodic Interrupt Timer (S12PIT24B4CV2)

18.3.0.6 PIT Time-Out Flag Register (PITTF)



Read: Anytime

Write: Anytime (write to clear)

Table 18-7. PITTF Field Descriptions

Field	Description
3:0 PTF[3:0]	 PIT Time-out Flag Bits for Timer Channel 3:0 — PTF is set when the corresponding 16-bit timer modulus down-counter and the selected 8-bit micro timer modulus down-counter have counted to zero. The flag can be cleared by writing a one to the flag bit. Writing a zero has no effect. If flag clearing by writing a one and flag setting happen in the same bus clock cycle, the flag remains set. The flag bits are cleared if the PIT module is disabled or if the corresponding timer channel is disabled. 0 Time-out of the corresponding PIT channel has not yet occurred. 1 Time-out of the corresponding PIT channel has occurred.

18.3.0.7 PIT Micro Timer Load Register 0 to 1 (PITMTLD0–1)

Module Base + 0x0006



Figure 18-9. PIT Micro Timer Load Register 0 (PITMTLD0)

Module Base + 0x0007

	7	6	5	4	3	2	1	0
R W	PMTLD7	PMTLD6	PMTLD5	PMTLD4	PMTLD3	PMTLD2	PMTLD1	PMTLD0
Reset	0	0	0	0	0	0	0	0

Figure 18-10. PIT Micro Timer Load Register 1 (PITMTLD1)

Read: Anytime

Write: Anytime



26.4.1.2.1 Define FCCOB Contents

The FCCOB parameter fields must be loaded with all required parameters for the Flash command being executed. Access to the FCCOB parameter fields is controlled via the CCOBIX bits in the FCCOBIX register (see Section 26.3.2.3).

The contents of the FCCOB parameter fields are transferred to the Memory Controller when the user clears the CCIF command completion flag in the FSTAT register (writing 1 clears the CCIF to 0). The CCIF flag will remain clear until the Flash command has completed. Upon completion, the Memory Controller will return CCIF to 1 and the FCCOB register will be used to communicate any results. The flow for a generic command write sequence is shown in Figure 26-26.

Field	Description
15:8 PAR[7:0]	ECC Parity Bits — Contains the 8 parity bits from the 72 bit wide P-Flash data word or the 6 parity bits, allocated to PAR[5:0], from the 22 bit wide D-Flash word with PAR[7:6]=00.
7 XBUS01	Bus Source Identifier — The XBUS01 bit determines whether the ECC error was caused by a read access from the CPU or XGATE. 0 ECC Error happened on the CPU access 1 ECC Error happened on the XGATE access
6–0 GADDR[22:16]	Global Address — The GADDR[22:16] field contains the upper seven bits of the global address having caused the error.

Table 27-28. FECCR Index=000 Bit Descriptions

The P-Flash word addressed by ECCRIX = 001 contains the lower 16 bits of the global address. The following four words addressed by ECCRIX = 010 to 101 contain the 64-bit wide data phrase. The four data words and the parity byte are the uncorrected data read from the P-Flash block.

The D-Flash word addressed by ECCRIX = 001 contains the lower 16 bits of the global address. The uncorrected 16-bit data word is addressed by ECCRIX = 010.

27.3.2.14 Flash Option Register (FOPT)

The FOPT register is the Flash option register.



All bits in the FOPT register are readable but are not writable.

During the reset sequence, the FOPT register is loaded from the Flash nonvolatile byte in the Flash configuration field at global address 0x7F_FF0E located in P-Flash memory (see Table 27-3) as indicated by reset condition F in Figure 27-22. If a double bit fault is detected while reading the P-Flash phrase containing the Flash nonvolatile byte during the reset sequence, all bits in the FOPT register will be set.

Table 27-29	. FOPT	Field	Descriptions
-------------	--------	-------	--------------

Field	Description
7–0 NV[7:0]	Nonvolatile Bits — The NV[7:0] bits are available as nonvolatile bits. Refer to the device user guide for proper use of the NV bits.

27.3.2.15 Flash Reserved0 Register (FRSV0)

This Flash register is reserved for factory testing.

CAUTION

A Flash word or phrase must be in the erased state before being programmed. Cumulative programming of bits within a Flash word or phrase is not allowed.

27.4.2.1 Erase Verify All Blocks Command

The Erase Verify All Blocks command will verify that all P-Flash and D-Flash blocks have been erased.

Table 27-33. Erase Verify All Blocks Command FCCOB Requirements

CCOBIX[2:0]	FCCOB P	arameters
000	0x01	Not required

Upon clearing CCIF to launch the Erase Verify All Blocks command, the Memory Controller will verify that the entire Flash memory space is erased. The CCIF flag will set after the Erase Verify All Blocks operation has completed.

Register	Error Bit	Error Condition
FSTAT	ACCERR	Set if CCOBIX[2:0] != 000 at command launch
	ACCENN	Set if a Load Data Field command sequence is currently active
	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the read
	MGSTAT0	Set if any non-correctable errors have been encountered during the read
FERSTAT	EPVIOLIF	None

27.4.2.2 Erase Verify Block Command

The Erase Verify Block command allows the user to verify that an entire P-Flash or D-Flash block has been erased. The FCCOB upper global address bits determine which block must be verified.

 Table 27-35. Erase Verify Block Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters				
000	0x02	Global address [22:16] of the Flash block to be verified.			

Upon clearing CCIF to launch the Erase Verify Block command, the Memory Controller will verify that the selected P-Flash or D-Flash block is erased. The CCIF flag will set after the Erase Verify Block operation has completed.

CCOBIX[2:0]	FCCOB Parameters				
000	0x08	Not required			

 Table 27-47. Erase All Blocks Command FCCOB Requirements

Upon clearing CCIF to launch the Erase All Blocks command, the Memory Controller will erase the entire Flash memory space and verify that it is erased. If the Memory Controller verifies that the entire Flash memory space was properly erased, security will be released. During the execution of this command (CCIF=0) the user must not write to any Flash module register. The CCIF flag will set after the Erase All Blocks operation has completed.

Register	Error Bit	Error Condition			
		Set if CCOBIX[2:0] != 000 at command launch			
	ACCERR	Set if a Load Data Field command sequence is currently active			
		Set if command not available in current mode (see Table 27-30)			
FSTAT	FPVIOL	Set if any area of the P-Flash memory is protected			
	MGSTAT1	Set if any errors have been encountered during the verify operation			
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation			
FERSTAT EPVIOLIF Set if any area of the buffer RAM EEE partition is protected		Set if any area of the buffer RAM EEE partition is protected			

Table 27-48. Erase All Blocks Command Error Handling

27.4.2.9 Erase P-Flash Block Command

The Erase P-Flash Block operation will erase all addresses in a P-Flash block.

Table 27-49. Erase P-Flash Block Command	d FCCOB Requirements
--	----------------------

CCOBIX[2:0]	FCCOB Parameters				
000	0x09	Global address [22:16] to identify P-Flash block			
001	Global address [15:0] in P-Flash block to be erased				

Upon clearing CCIF to launch the Erase P-Flash Block command, the Memory Controller will erase the selected P-Flash block and verify that it is erased. The CCIF flag will set after the Erase P-Flash Block operation has completed.



ter 28 768 KByte Flash Module (S12XFTM768K4V2)

(0x7F_FF0F). The Verify Backdoor Access Key command sequence has no effect on the program and erase protections defined in the Flash protection register, FPROT.

28.5.2 Unsecuring the MCU in Special Single Chip Mode using BDM

The MCU can be unsecured in special single chip mode by erasing the P-Flash and D-Flash memory by one of the following methods:

- Reset the MCU into special single chip mode, delay while the erase test is performed by the BDM, send BDM commands to disable protection in the P-Flash and D-Flash memory, and execute the Erase All Blocks command write sequence to erase the P-Flash and D-Flash memory.
- Reset the MCU into special expanded wide mode, disable protection in the P-Flash and D-Flash memory and run code from external memory to execute the Erase All Blocks command write sequence to erase the P-Flash and D-Flash memory.

After the CCIF flag sets to indicate that the Erase All Blocks operation has completed, reset the MCU into special single chip mode. The BDM will execute the Erase Verify All Blocks command write sequence to verify that the P-Flash and D-Flash memory is erased. If the P-Flash and D-Flash memory are verified as erased the MCU will be unsecured. All BDM commands will be enabled and the Flash security byte may be programmed to the unsecure state by the following method:

• Send BDM commands to execute a 'Program P-Flash' command sequence to program the Flash security byte to the unsecured state and reset the MCU.

28.5.3 Mode and Security Effects on Flash Command Availability

The availability of Flash module commands depends on the MCU operating mode and security state as shown in Table 28-30.

28.6 Initialization

On each system reset the Flash module executes a reset sequence which establishes initial values for the Flash Block Configuration Parameters, the FPROT and DFPROT protection registers, and the FOPT and FSEC registers. The Flash module reverts to built-in default values that leave the module in a fully protected and secured state if errors are encountered during execution of the reset sequence. If a double bit fault is detected during the reset sequence, both MGSTAT bits in the FSTAT register will be set. The ACCERR bit in the FSTAT register is set if errors are encountered while initializing the EEE buffer ram during the reset sequence.

CCIF remains clear throughout the reset sequence. The Flash module holds off all CPU access for the initial portion of the reset sequence. While Flash reads are possible when the hold is removed, writes to the FCCOBIX, FCCOBHI, and FCCOBLO registers are ignored to prevent command activity while the Memory Controller remains busy. Completion of the reset sequence is marked by setting CCIF high which enables writes to the FCCOBIX, FCCOBHI, and FCCOBHI, and FCCOBLO registers to launch any available Flash command.

If a reset occurs while any Flash command is in progress, that command will be immediately aborted. The state of the word being programmed or the sector/block being erased is not guaranteed.



Table 29-3. Flash Configuration Field⁽¹⁾

Global Address	Size (Bytes)	Description	
0x7F_FF0E ²	1	Flash Nonvolatile byte Refer to Section 29.3.2.14, "Flash Option Register (FOPT)"	
0x7F_FF0F ²	1	Flash Security byte Refer to Section 29.3.2.2, "Flash Security Register (FSEC)"	

1. Older versions may have swapped protection byte addresses

2. 0x7FF08 - 0x7F_FF0F form a Flash phrase and must be programmed in a single command write sequence. Each byte in the 0x7F_FF08 - 0x7F_FF0B reserved field should be programmed to 0xFF.

Register	Error Bit	Error Condition
		Set if CCOBIX[2:0] < 010 at command launch
		Set if CCOBIX[2:0] > 101 at command launch
		Set if a Load Data Field command sequence is currently active
		Set if command not available in current mode (see Table 29-30)
	ACCERR	Set if an invalid global address [22:0] is supplied
		Set if a misaligned word address is supplied (global address [0] != 0)
FSIAI		Set if the global address [22:0] points to an area in the D-Flash EEE partition
		Set if the requested group of words breaches the end of the D-Flash block or goes into the D-Flash EEE partition
	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation
FERSTAT	EPVIOLIF	None

Table 29-68. Program D-Flash Command Error Handling

29.4.2.18 Erase D-Flash Sector Command

The Erase D-Flash Sector operation will erase all addresses in a sector of the D-Flash user partition.

Table 29-69. Erase D-Flash Sector Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters				
000	0x12	Global address [22:16] to identify D-Flash block			
001	Global address [15:0] anywhere within the sector to be erased. See Section 29.1.2.2 for D-Flash sector size.				

Upon clearing CCIF to launch the Erase D-Flash Sector command, the Memory Controller will erase the selected Flash sector and verify that it is erased. The CCIF flag will set after the Erase D-Flash Sector operation has completed.



The standard shipping condition for both the D-Flash and P-Flash memory is erased with security disabled. However it is recommended that each block or sector is erased before factory programming to ensure that the full data retention capability is achieved. Data retention time is measured from the last erase operation.

Condit	tion	s are shown in Table A-4 unless otherwise noted						
Num	С	Rating Symbol		Min	Тур	Max	Unit	
	P-Flash Arrays							
1	С	Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{(1)}$ after up to 10,000 program/erase cycles	t _{PNVMRET}	15	100 ⁽²⁾	_	Years	
2	С	Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{(3)}$ after less than 100 program/erase cycles	t _{PNVMRET}	20	100 ²	_	Years	
3	С	P-Flash number of program/erase cycles (-40°C \leq tj \leq 150°C)	N _{PFLPE}	10K	100K ³	_	Cycles	
		D-Flash Array						
4	С	Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{3}$ after up to 50,000 program/erase cycles	t _{DNVMRET}	5	100 ²	_	Years	
5	С	Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{3}$ after less than 10,000 program/erase cycles	t _{DNVMRET}	10	100 ²	_	Years	
6	С	Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{3}$ after less than 100 program/erase cycles	t _{DNVMRET}	20	100 ²	_	Years	
7	С	D-Flash number of program/erase cycles (-40°C \leq tj \leq 150°C)	n _{DFLPE}	50K	500K ³		Cycles	
	_	Emulated EEPROM						
8	С	Data retention at an average junction temperature of $T_{Javg} = 85^{\circ}C^{1}$ after spec. program/erase cycles	t _{eenvmret}	5 ⁴	100 ²	_	Years	
9	С	Data retention at an average junction temperature of T _{Javg} = 85°C ³ after less than 20% spec.program/erase cycles. (e.g. after <20,000 cycles / Spec 100,000 cycles)	t _{EENVMRET}	10	100 ²	_	Years	
10	С	Data retention at an average junction temperature of T _{Javg} = 85°C ³ after less than 0.2% spec. program/erase cycles (e.g. after < 200 cycles / Spec 100,000 cycles)	t _{EENVMRET}	20	100 ²	_	Years	
11	С	EEPROM number of program/erase cycles with a ratio of EEE_NVM to EEE_RAM = 8 (-40°C \leq tj \leq 150°C)	n _{EEPE}	100K ⁽⁴⁾	1M ⁽⁵⁾	_	Cycles	
12	С	EEPROM number of program/erase cycles with a ratio of EEE_NVM to EEE_RAM = 128 (-40°C \leq tj \leq 150°C)	n _{EEPE}	3M ⁴	30M ⁵		Cycles	
13	С	EEPROM number of program/erase cycles with a ratio of EEE_NVM to EEE_RAM = $16384^{(6)}$ (- $40^{\circ}C \le tj \le 150^{\circ}C$)	n _{EEPE}	325M ⁴	3.2G ⁵	_	Cycles	

Table A-20. NVM Reliability Characteristics

1. T_{Javg} does not exceed 85°C in a typical temperature profile over the lifetime of a consumer, industrial or automotive application.

 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines Typical Data Retention, please refer to Engineering Bulletin EB618

3. T_{Javg} does not exceed 85°C in a typical temperature profile over the lifetime of a consumer, industrial or automotive application.

 This represents the number of writes of updated data words to the EEE_RAM partition. Minimum specification (endurance and data retention) of the Emulated EEPROM array is based on the minimum specification of the D-Flash array per item 6.



This is important to note with respect to timers, serial modules where a prescaler will eliminate the effect of the jitter to a large extent.

Condi	tion	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Self Clock Mode frequency ⁽¹⁾	f _{SCM}	1	—	4	MHz
2	С	VCO locking range	f _{VCO}	32	—	120	MHz
3	С	Reference Clock	f _{REF}	1	—	40	MHz
4	D	Lock Detection	$ \Delta_{Lock} $	0	—	1.5	%(2)
5	D	Un-Lock Detection	Δ _{unl}	0.5	—	2.5	% ²
7	с	Time to lock	t _{lock}	—	214	150 + 256/f _{REF}	μs
8	С	Jitter fit parameter 1 ⁽³⁾	j1	_	—	1.2	%
9	С	Jitter fit parameter 2 ³	j2	_	—	0	%
10	D	Bus Frequency for FM1=1, FM0=1 (frequency modulation in PLLCTL register of s12xe_crg)	f _{bus}	—	_	48	MHz
11	D	Bus Frequency for FM1=1, FM0=0 (frequency modulation in PLLCTL register of s12xe_crg)	f _{bus}	—	_	49	MHz
12	D	Bus Frequency for FM1=0, FM0=1 (frequency modulation in PLLCTL register of s12xe_crg)	f _{bus}		_	49	MHz

Table A-25. IPLL Ch	aracteristics
---------------------	---------------

Dus frequency is equivalent to f_{SCM}/2
 % deviation from target frequency
 f_{OSC} = 4MHz, f_{BUS} = 50MHz equivalent f_{PLL} = 100MHz: REFDIV=\$01, REFRQ=01, SYNDIV=\$18, VCOFRQ=11, POSTDIV=\$00.

External Interface Timing A.7

A.7.1 **MSCAN**

Table A-26.	MSCAN	Wake-up	Pulse	Characteristics
-------------	-------	---------	-------	-----------------

Condit	Conditions are shown in Table A-4 unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit			
1	Ρ	MSCAN wakeup dominant pulse filtered	t _{WUP}			1.5	μs			
2	Ρ	MSCAN wakeup dominant pulse pass	t _{WUP}	5	_	—	μs			

A.7.2 **SPI** Timing

This section provides electrical parametrics and ratings for the SPI. In Table A-27 the measurement conditions are listed.



Description	Value	Unit
Drive mode	Full drive mode	—
Load capacitance C _{LOAD} ⁽¹⁾ , on all outputs	50	pF
Thresholds for delay measurement points	(20% / 80%) V _{DDX}	V

Table A-27. Measurement Conditions

1. Timing specified for equal load on all SPI output pins. Avoid asymmetric load.

A.7.2.1 Master Mode

In Figure A-7 the timing diagram for master mode with transmission format CPHA = 0 is depicted.



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, bit 2... MSB.

Figure A-7. SPI Master Timing (CPHA = 0)

Appendix E Detailed Register Address Map

The following tables show the detailed register map of the S12XE-Family.

NOTE

Smaller derivatives within the S12XE-Family feature a subset of the listed modules. Refer to Appendix D Derivative Differences for more information about derivative device module subsets.

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0000	PORTA	R W	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA 0
0x0001	PORTB	R W	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0x0002	DDRA	R W	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
0x0003	DDRB	R W	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
0x0004	PORTC	R W	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
0x0005	PORTD	R W	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
0x0006	DDRC	R W	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
0x0007	DDRD	R W	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0
0x0008	PORTE	R	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
		R							0	0
0x0009	DDRE	W	DDRE7	DDRE6	DDRE5	DDRE4	DDRE3	DDRE2		

0x0000–0x0009 Port Integration Module (PIM) Map 1 of 6

0x000A–0x000B Module Mapping Control (S12XMMC) Map 1 of 2

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x000A	MMCCTL0	R W	CS3E1	CS2E1	CS1E1	CS0E1	CS3E0	CS2E0	CS1E0	CS0E0
0x000B	MODE	R	MODC	MODB	МОПА	0	0	0	0	0
		w	MODO		NIODA					

0x000C–0x000D Port Integration Module (PIM) Map 2 of 6

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x000C	PUCR	R W	PUPKE	BKPUE	0	PUPEE	PUPDE	PUPCE	PUPBE	PUPAE
02000	BUBIV	R	BUBK	0	0	BUDE	חפחפ	BDPC	BUBB	BDPA
010000		w					ם וסוו		ם וסוו	

MC9S12XE-Family Reference Manual Rev. 1.25

ndix E Detailed Register Address Map

0x01C0–0x01FF MSCAN (CAN2) Map (Sheet 2 of 3)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x01C8	CAN2TARQ	R W	0	0	0	0	0	ABTRQ2	ABTRQ1	ABTRQ0
	o	R	0	0	0	0	0	ABTAK2	ABTAK1	ABTAK0
0x01C9	CAN21AAK	w								
0x01CA	CAN2TBSEL	R W	0	0	0	0	0	TX2	TX1	TX0
		R	0	0			0	IDHIT2	IDHIT1	IDHIT0
0x01CB	CAN2IDAC	w			IDAM1	IDAM0				
0v01CC	Reserved	R	0	0	0	0	0	0	0	0
0,0100	neserved	W								
0x01CD	CAN2MISC	R	0	0	0	0	0	0	0	BOHOLD
		W		DVEDDO	DVEDDE		DVEDDO	DVEDDO	DVEDD4	DVEDDA
0x01CE	CAN2RXERR	ĸ	RXERR/	RXERRO	RXERR5	RXERR4	RXERR3	RXERR2	RXERRI	RXERRU
		R	TXFBB7	TXEBB6	TXEBB5	TXFBB4	TXEBB3	TXFBB2	TXFBB1	TXEBB0
0x01CF	CAN2TXERR	w		TXET TO	TXET TO		TXET TO		TXET TT	TXET TO
0x01D0	CAN2IDAR0	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01D1	CAN2IDAR1	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01D2	CAN2IDAR2	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01D3	CAN2IDAR3	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01D4	CAN2IDMR0	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
0x01D5	CAN2IDMR1	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
0x01D6	CAN2IDMR2	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
0x01D7	CAN2IDMR3	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
0x01D8	CAN2IDAR4	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01D9	CAN2IDAR5	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01DA	CAN2IDAR6	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01DB	CAN2IDAR7	R W	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
0x01DC	CAN2IDMR4	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
0x01DD	CAN2IDMR5	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AMO
0x01DE	CAN2IDMR6	R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0

MC9S12XE-Family Reference Manual Rev. 1.25