

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	HCS12X
Core Size	16-Bit
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	59
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.72V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912xet256w0maa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ter 1 Device Overview MC9S12XE-Family

1.1.3 Block Diagram

Figure 1-1 shows a block diagram of the MC9S12XE-Family devices



Figure 1-1. MC9S12XE-Family Block Diagram

MC9S12XE-Family Reference Manual Rev. 1.25





1.9 MPU Configuration

The MPU has the option of a third bus master (CPU + XGATE + other) which is not present on this device family but may be on other parts.

1.10 VREG Configuration

The VREGEN connection of the voltage regulator is tied internally to VDDR such that the voltage regulator is always enabled with VDDR connected to a positive supply voltage. The device must be configured with the internal voltage regulator enabled. Operation in conjunction with an external voltage regulator is not supported.

The autonomous periodic interrupt clock output is mapped to PortT[5].

The API trimming register APITR is loaded on rising edge of $\overline{\text{RESET}}$ from the Flash IFR option field at global address $0x40_{00F0}$ bits[5:0] during the reset sequence. Currently factory programming of this IFR range is not supported.

1.10.1 Temperature Sensor Configuration

The VREG high temperature trimming register bits VREGHTTR[3:0] are loaded from the internal Flash during the reset sequence. To use the high temperature interrupt within the specified limits (T_{HTIA} and T_{HTID}) these bits must be loaded with 0x8. Currently factory programming is not supported.

The device temperature can be monitored on ADC0 channel[17].

The internal bandgap reference voltage can also be mapped to ADC0 analog input channel[17]. The voltage regulator VSEL bit when set, maps the bandgap and, when clear, maps the temperature sensor to ADC0 channel[17].

Read access to reserved VREG register space returns "0". Write accesses have no effect. This device does not support access abort of reserved VREG register space.

1.11 BDM Clock Configuration

The BDM alternate clock source is the oscillator clock.

1.12 S12XEPIM Configuration

On smaller derivatives the S12XEPIM module is a subset of the S12XEP100. The registers of the unavailable ports are unimplemented.



ter 2 Port Integration Module (S12XEPIMV1)

• Port F associated with IIC, SCI and chip select outputs

Most I/O pins can be configured by register bits to select data direction and drive strength, to enable and select pull-up or pull-down devices.

NOTE

This document assumes the availability of all features (208-pin package option). Some functions are not available on lower pin count package options. Refer to the pin-out summary in the SOC Guide.

2.1.2 Features

The Port Integration Module includes these distinctive registers:

- Data and data direction registers for Ports A, B, C, D, E, K, T, S, M, P, H, J, AD0, AD1, R, L, and F when used as general-purpose I/O
- Control registers to enable/disable pull-device and select pull-ups/pull-downs on Ports T, S, M, P, H, J, R, L, and F on per-pin basis
- Control registers to enable/disable pull-up devices on Ports AD0 and AD1 on per-pin basis
- Single control register to enable/disable pull-ups on Ports A, B, C, D, E, and K on per-port basis and on BKGD pin
- Control registers to enable/disable reduced output drive on Ports T, S, M, P, H, J, AD0, AD1, R, L, and F on per-pin basis
- Single control register to enable/disable reduced output drive on Ports A, B, C, D, E, and K on perport basis
- Control registers to enable/disable open-drain (wired-or) mode on Ports S, M, and L
- Interrupt flag register for pin interrupts on Ports P, H, and J
- Control register to configure IRQ pin operation
- Free-running clock outputs

A standard port pin has the following minimum features:

- Input/output selection
- 5V output drive with two selectable drive strengths
- 5V digital and analog input
- Input with selectable pull-up or pull-down device

Optional features supported on dedicated pins:

- Open drain for wired-or connections
- Interrupt inputs with glitch filtering
- Reduced input threshold to support low voltage applications

2.2 External Signal Description

This section lists and describes the signals that do connect off-chip.



2.3.12 Port E Data Direction Register (DDRE)



Figure 2-10. Port E Data Direction Register (DDRE)

1. Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other modes the data source is depending on the data direction value.

Write: Anytime. In emulation modes, write operations will also be directed to the external bus.

Table 2-13. DDRE Register Field Descriptions

Field	Description
7-2 DDRE	 Port E Data Direction— This register controls the data direction of pins 7 through 2. The external bus function controls the data direction for the associated pins. In this case the data direction bits will not change. When operating a pin as a general purpose I/O, the associated data direction bit determines whether it is an input or output. 1 Associated pin is configured as output. 0 Associated pin is configured as high-impedance input.
1-0	Reserved — Port E bit 1 (associated with \overline{IRQ}) and bit 0 (associated with \overline{XIRQ}) cannot be configured as outputs. Port E, bits 1 and 0, can be read regardless of whether the alternate interrupt function is enabled.

2.3.13 S12X_EBI ports, BKGD pin Pull-up Control Register (PUCR)



Figure 2-11. S12X_EBI ports, BKGD pin Pull-up Control Register (PUCR)

1. Read:Anytime in single-chip modes.

Write:Anytime, except BKPUE which is writable in Special Test Mode only.



8.4.5.2.2 Loop1 Mode

Loop1 Mode, similarly to Normal Mode also stores only COF address information to the trace buffer, it however allows the filtering out of redundant information.

The intent of Loop1 Mode is to prevent the Trace Buffer from being filled entirely with duplicate information from a looping construct such as delays using the DBNE instruction or polling loops using BRSET/BRCLR instructions. Immediately after address information is placed in the Trace Buffer, the S12XDBG module writes this value into a background register. This prevents consecutive duplicate address entries in the Trace Buffer resulting from repeated branches.

Loop1 Mode only inhibits consecutive duplicate source address entries that would typically be stored in most tight looping constructs. It does not inhibit repeated entries of destination addresses or vector addresses, since repeated entries of these would most likely indicate a bug in the user's code that the S12XDBG module is designed to help find.

8.4.5.2.3 Detail Mode

In Detail Mode, address and data for all memory and register accesses is stored in the trace buffer. In the case of XGATE tracing this means that initialization of the R1 register during a vector fetch is not traced. This mode also features information byte entries to the trace buffer, for each address byte entry. The information byte indicates the size of access (word or byte) and the type of access (read or write).

When tracing CPU12X activity in Detail Mode, all cycles are traced except those when the CPU12X is either in a free or opcode fetch cycle. In this mode the XGATE program counter is also traced to provide a snapshot of the XGATE activity. CXINF information byte bits indicate the type of XGATE activity occurring at the time of the trace buffer entry. When tracing CPU12X activity alone in Detail Mode, the address range can be limited to a range specified by the TRANGE bits in DBGTCR. This function uses comparators C and D to define an address range inside which CPU12X activity should be traced (see Table 8-43). Thus the traced CPU12X activity can be restricted to particular register range accesses.

When tracing XGATE activity in Detail Mode, all load and store cycles are traced. Additionally the CPU12X program counter is stored at the time of the XGATE trace buffer entry to provide a snapshot of CPU12X activity.

8.4.5.2.4 Pure PC Mode

In Pure PC Mode, tracing from the CPU the PC addresses of all executed opcodes, including illegal opcodes, are stored. In Pure PC Mode, tracing from the XGATE the PC addresses of all executed opcodes are stored.

8.4.5.3 Trace Buffer Organization

Referring to Table 8-43. An X prefix denotes information from the XGATE module, a C prefix denotes information from the CPU12X. ADRH, ADRM, ADRL denote address high, middle and low byte respectively. INF bytes contain control information (R/W, S/D etc.). The numerical suffix indicates which tracing step. The information format for Loop1 Mode and PurePC Mode is the same as that of Normal Mode. Whilst tracing from XGATE or CPU12X only, in Normal or Loop1 modes each array line contains



Table 18-8. PITMTLD0–1 Field Descriptions

Field	Description
7:0 PMTLD[7:0]	PIT Micro Timer Load Bits 7:0 — These bits set the 8-bit modulus down-counter load value of the micro timers. Writing a new value into the PITMTLD register will not restart the timer. When the micro timer has counted down to zero, the PMTLD register value will be loaded. The PFLMT bits in the PITCFLMT register can be used to immediately update the count register with the new value if an immediate load is desired.

18.3.0.8 PIT Load Register 0 to 3 (PITLD0–3)





NOTE

Changing the PWM output mode from left aligned to center aligned output (or vice versa) while channels are operating can cause irregularities in the PWM output. It is recommended to program the output mode before enabling the PWM channel.



Figure 19-20. PWM Left Aligned Output Waveform

To calculate the output frequency in left aligned output mode for a particular channel, take the selected clock source frequency for the channel (A, B, SA, or SB) and divide it by the value in the period register for that channel.

- PWMx Frequency = Clock (A, B, SA, or SB) / PWMPERx
- PWMx Duty Cycle (high time as a% of period):
 - Polarity = 0 (PPOLx = 0)
- Duty Cycle = [(PWMPERx-PWMDTYx)/PWMPERx] * 100%
 - Polarity = 1 (PPOLx = 1)

Duty Cycle = [PWMDTYx / PWMPERx] * 100%

As an example of a left aligned output, consider the following case:

```
Clock Source = E, where E = 10 MHz (100 ns period)

PPOLx = 0

PWMPERx = 4

PWMDTYx = 1

PWMx Frequency = 10 MHz/4 = 2.5 MHz

PWMx Period = 400 ns

PWMx Duty Cycle = 3/4 *100% = 75%
```

The output waveform generated is shown in Figure 19-21.



20.2 External Signal Description

The SCI module has a total of two external pins.

20.2.1 TXD — Transmit Pin

The TXD pin transmits SCI (standard or infrared) data. It will idle high in either mode and is high impedance anytime the transmitter is disabled.

20.2.2 RXD — Receive Pin

The RXD pin receives SCI (standard or infrared) data. An idle line is detected as a line high. This input is ignored when the receiver is disabled and should be terminated to a known voltage.

20.3 Memory Map and Register Definition

This section provides a detailed description of all the SCI registers.

20.3.1 Module Memory Map and Register Definition

The memory map for the SCI module is given below in Figure 20-2. The address listed for each register is the address offset. The total address for each register is the sum of the base address for the SCI module and the address offset for each register.



23.4.4 Power-On Reset (POR)

This functional block monitors VDD. If V_{DD} is below V_{PORD} , POR is asserted; if V_{DD} exceeds V_{PORD} , the POR is deasserted. POR asserted forces the MCU into Reset. POR Deasserted will trigger the power-on sequence.

23.4.5 Low-Voltage Reset (LVR)

Block LVR monitors the supplies VDD, VDDX and VDDF. If one (or more) drops below it's corresponding assertion level, signal LVR asserts; if all VDD, VDDX and VDDF supplies are above their corresponding deassertion levels, signal LVR deasserts. The LVR function is available only in Full Performance Mode.

23.4.6 HTD - High Temperature Detect

Subblock HTD is responsible for generating the high temperature interrupt (HTI). HTD monitors the die temperature T_{DIE} and continuously updates the status flag HTDS. Interrupt flag HTIF is set whenever status flag HTDS changes its value.

The HTD is available in FPM and is inactive in Reduced Power Mode and Shutdown Mode.

The HT Trimming bits HTTR[3:0] can be set so that the temperature offset is zero, if accurate temperature measurement is desired.

See Table 23-11 for the trimming effect of APITR.

23.4.7 Regulator Control (CTRL)

This part contains the register block of VREG_3V3 and further digital functionality needed to control the operating modes. CTRL also represents the interface to the digital core logic.

23.4.8 Autonomous Periodical Interrupt (API)

Subblock API can generate periodical interrupts independent of the clock source of the MCU. To enable the timer, the bit APIFE needs to be set.

The API timer is either clocked by a trimmable internal RC oscillator or the bus clock. Timer operation will freeze when MCU clock source is selected and bus clock is turned off. See CRG specification for details. The clock source can be selected with bit APICLK. APICLK can only be written when APIFE is not set.

The APIR[15:0] bits determine the interrupt period. APIR[15:0] can only be written when APIFE is cleared. As soon as APIFE is set, the timer starts running for the period selected by APIR[15:0] bits. When the configured time has elapsed, the flag APIF is set. An interrupt, indicated by flag APIF = 1, is triggered if interrupt enable bit APIE = 1. The timer is started automatically again after it has set APIF.

The procedure to change APICLK or APIR[15:0] is first to clear APIFE, then write to APICLK or APIR[15:0], and afterwards set APIFE.

OSCCLK Frequency (MHz)		FDIV[6:0]	OSCCLK Frequency (MHz)		FDIV[6:0]		OSCCLK I (M	OSCCLK Frequency (MHz)	
MIN ⁽¹⁾	MAX ⁽²⁾		MIN ¹	MAX ²			MIN ¹	MAX ²	
			33.60	34.65	0x20		67.20	68.25	0x40
1.60	2.10	0x01	34.65	35.70	0x21		68.25	69.30	0x41
2.40	3.15	0x02	35.70	36.75	0x22		69.30	70.35	0x42
3.20	4.20	0x03	36.75	37.80	0x23	ľ	70.35	71.40	0x43
4.20	5.25	0x04	37.80	38.85	0x24		71.40	72.45	0x44
5.25	6.30	0x05	38.85	39.90	0x25		72.45	73.50	0x45
6.30	7.35	0x06	39.90	40.95	0x26		73.50	74.55	0x46
7.35	8.40	0x07	40.95	42.00	0x27		74.55	75.60	0x47
8.40	9.45	0x08	42.00	43.05	0x28		75.60	76.65	0x48
9.45	10.50	0x09	43.05	44.10	0x29		76.65	77.70	0x49
10.50	11.55	0x0A	44.10	45.15	0x2A		77.70	78.75	0x4A
11.55	12.60	0x0B	45.15	46.20	0x2B		78.75	79.80	0x4B
12.60	13.65	0x0C	46.20	47.25	0x2C		79.80	80.85	0x4C
13.65	14.70	0x0D	47.25	48.30	0x2D		80.85	81.90	0x4D
14.70	15.75	0x0E	48.30	49.35	0x2E		81.90	82.95	0x4E
15.75	16.80	0x0F	49.35	50.40	0x2F		82.95	84.00	0x4F
16.80	17.85	0x10	50.40	51.45	0x30		84.00	85.05	0x50
17.85	18.90	0x11	51.45	52.50	0x31		85.05	86.10	0x51
18.90	19.95	0x12	52.50	53.55	0x32		86.10	87.15	0x52
19.95	21.00	0x13	53.55	54.60	0x33		87.15	88.20	0x53
21.00	22.05	0x14	54.60	55.65	0x34		88.20	89.25	0x54
22.05	23.10	0x15	55.65	56.70	0x35		89.25	90.30	0x55
23.10	24.15	0x16	56.70	57.75	0x36		90.30	91.35	0x56
24.15	25.20	0x17	57.75	58.80	0x37		91.35	92.40	0x57
25.20	26.25	0x18	58.80	59.85	0x38		92.40	93.45	0x58
26.25	27.30	0x19	59.85	60.90	0x39		93.45	94.50	0x59
27.30	28.35	0x1A	60.90	61.95	0x3A		94.50	95.55	0x5A
28.35	29.40	0x1B	61.95	63.00	0x3B		95.55	96.60	0x5B
29.40	30.45	0x1C	63.00	64.05	0x3C		96.60	97.65	0x5C
30.45	31.50	0x1D	64.05	65.10	0x3D		97.65	98.70	0x5D
31.50	32.55	0x1E	65.10	66.15	0x3E		98.70	99.75	0x5E
32.55	33.60	0x1F	66.15	67.20	0x3F		99.75	100.80	0x5F

Table 25-9. FDIV vs OSCCLK Frequency

1. FDIV shown generates an FCLK frequency of >0.8 MHz



Command Write Sequence — An MCU instruction sequence to execute built-in algorithms (including program and erase) on the Flash memory.

D-Flash Memory — The D-Flash memory constitutes the nonvolatile memory store required for EEE. Memory space in the D-Flash memory not required for EEE can be partitioned to provide nonvolatile memory space for applications.

D-Flash Sector — The D-Flash sector is the smallest portion of the D-Flash memory that can be erased. The D-Flash sector consists of four 64 byte rows for a total of 256 bytes.

EEE (Emulated EEPROM) — A method to emulate the small sector size features and endurance characteristics associated with an EEPROM.

EEE IFR — Nonvolatile information register located in the D-Flash block that contains data required to partition the D-Flash memory and buffer RAM for EEE. The EEE IFR is visible in the global memory map by setting the EEEIFRON bit in the MMCCTL1 register.

NVM Command Mode — An NVM mode using the CPU to setup the FCCOB register to pass parameters required for Flash command execution.

Phrase — An aligned group of four 16-bit words within the P-Flash memory. Each phrase includes eight ECC bits for single bit fault correction and double bit fault detection within the phrase.

P-Flash Memory — The P-Flash memory constitutes the main nonvolatile memory store for applications.

P-Flash Sector — The P-Flash sector is the smallest portion of the P-Flash memory that can be erased. Each P-Flash sector contains 1024 bytes.

Program IFR — Nonvolatile information register located in the P-Flash block that contains the Device ID, Version ID, and the Program Once field. The Program IFR is visible in the global memory map by setting the PGMIFRON bit in the MMCCTL1 register.

27.1.2 Features

27.1.2.1 P-Flash Features

- 512 Kbytes of P-Flash memory composed of one 256 Kbyte Flash block and two 128 Kbyte Flash blocks. The 256 Kbyte Flash block consists of two 128 Kbyte sections each divided into 128 sectors of 1024 bytes. The 128 Kbyte Flash blocks are each divided into 128 sectors of 1024 bytes.
- Single bit fault correction and double bit fault detection within a 64-bit phrase during read operations
- Automated program and erase algorithm with verify and generation of ECC parity bits
- Fast sector erase and phrase program operation
- Ability to program up to one phrase in each P-Flash block simultaneously
- Flexible protection scheme to prevent accidental program or erase of P-Flash memory





Figure 27-2. P-Flash Memory Map

MC9S12XE-Family Reference Manual Rev. 1.25



Chapter 28 768 KByte Flash Module (S12XFTM768K4V2)

Revision Number	Revision Date	Sections Affected	Description of Changes
V02.09	29 Nov 2007		- Cleanup
V02.10	19 Dec 2007	28.4.2/28-1113	- Updated Command Error Handling tables based on parent-child relationship with FTM1024K5
		28.4.2/28-1113	- Corrected Error Handling table for Full Partition D-Flash, Partition D-Flash, and EEPROM Emulation Query commands
		28.3.1/28-1082	- Corrected P-Flash Memory Addressing table
V02.11	25 Sep 2009	28.1/28-1077	- Clarify single bit fault correction for P-Flash phrase
		28.3.2.1/28-	 Expand FDIV vs OSCCLK Frequency table
		1089	- Add statement concerning code runaway when executing Read Once
		28.4.2.4/28-	command from Flash block containing associated fields
		1116	- Add statement concerning code runaway when executing Program Once
		20 / 2 7/20	Add statement concerning code runeway when executing Varify Backdoor
		1119	Access Key command from Flash block containing associated fields
		1110	- Belate Key 0 to associated Backdoor Comparison Key address
		28.4.2.12/28-	- Change "power down reset" to "reset"
		1123	- Add ACCERR condition for Disable EEPROM Emulation command
			The following changes were made to clarify module behavior related to Flash
		28.4.2.12/28-	register access during reset sequence and while Flash commands are active:
		1123	- Add caution concerning register writes while command is active
		28.4.2.12/28-	- Writes to FCLKDIV are allowed during reset sequence while CCIF is clear
		1123	- Add caution concerning register writes while command is active
		28.4.2.20/28-	- Writes to FCCOBIX, FCCOBHI, FCCOBLO registers are ignored during
		1132	reset sequence
		28.3.2/28-1087	
		28.3.2.1/28-	
		1089	
		28.4.1.2/28-	
		1108	
		28.6/28-1138	

Table 28-1. Revision History

28.1 Introduction

The FTM768K4 module implements the following:

• 768 Kbytes of P-Flash (Program Flash) memory, consisting of 4 physical Flash blocks, intended primarily for nonvolatile code storage

Field	Description
7 CCIF	 Command Complete Interrupt Flag — The CCIF flag indicates that a Flash command has completed. The CCIF flag is cleared by writing a 1 to CCIF to launch a command and CCIF will stay low until command completion or command violation. O Flash command in progress 1 Flash command has completed
5 ACCERR	Flash Access Error Flag — The ACCERR bit indicates an illegal access has occurred to the Flash memory caused by either a violation of the command write sequence (see Section 28.4.1.2) or issuing an illegal Flash command or when errors are encountered while initializing the EEE buffer ram during the reset sequence. While ACCERR is set, the CCIF flag cannot be cleared to launch a command. The ACCERR bit is cleared by writing a 1 to ACCERR. Writing a 0 to the ACCERR bit has no effect on ACCERR. 0 No access error detected 1 Access error detected
4 FPVIOL	Flash Protection Violation Flag — The FPVIOL bit indicates an attempt was made to program or erase an address in a protected area of P-Flash memory during a command write sequence. The FPVIOL bit is cleared by writing a 1 to FPVIOL. Writing a 0 to the FPVIOL bit has no effect on FPVIOL. While FPVIOL is set, it is not possible to launch a command or start a command write sequence. 0 No protection violation detected 1 Protection violation detected
3 MGBUSY	 Memory Controller Busy Flag — The MGBUSY flag reflects the active state of the Memory Controller. Memory Controller is idle Memory Controller is busy executing a Flash command (CCIF = 0) or is handling internal EEE operations
2 RSVD	Reserved Bit — This bit is reserved and always reads 0.
1–0 MGSTAT[1:0]	Memory Controller Command Completion Status Flag — One or more MGSTAT flag bits are set if an error is detected during execution of a Flash command or during the Flash reset sequence. See Section 28.4.2, "Flash Command Description," and Section 28.6, "Initialization" for details.

Table 28-17. FSTAT Field Descriptions

28.3.2.8 Flash Error Status Register (FERSTAT)

Offset Module Base + 0x0007

The FERSTAT register reflects the error status of internal Flash operations.





All flags in the FERSTAT register are readable and only writable to clear the flag.

CCOBIX[2:0]	Byte	FCCOB Parameter Fields (NVM Command Mode)		
011	н	Data 1 [15:8]		
	LO	Data 1 [7:0]		
100	н	Data 2 [15:8]		
100	LO	Data 2 [7:0]		
101	н	Data 3 [15:8]		
	LO	Data 3 [7:0]		

Table 28-26. FCCOB - NVM Command Mode (Typical Usage)

28.3.2.12 EEE Tag Counter Register (ETAG)

The ETAG register contains the number of outstanding words in the buffer RAM EEE partition that need to be programmed into the D-Flash EEE partition. The ETAG register is decremented prior to the related tagged word being programmed into the D-Flash EEE partition. All tagged words have been programmed into the D-Flash EEE partition once all bits in the ETAG register read 0 and the MGBUSY flag in the FSTAT register reads 0.



All ETAG bits are readable but not writable and are cleared by the Memory Controller.

28.3.2.13 Flash ECC Error Results Register (FECCR)

The FECCR registers contain the result of a detected ECC fault for both single bit and double bit faults. The FECCR register provides access to several ECC related fields as defined by the ECCRIX index bits in the FECCRIX register (see Section 28.3.2.4). Once ECC fault information has been stored, no other

Register	Error Bit	Error Condition			
FSTAT	ACCERR	Set if CCOBIX[2:0] != 010 at command launch			
		Set if a Load Data Field command sequence is currently active			
		Set if command not available in current mode (see Table 28-30)			
		Set if an invalid DFPART or ERPART selection is supplied			
	FPVIOL	None			
	MGSTAT1	Set if any errors have been encountered during the read			
	MGSTAT0	Set if any non-correctable errors have been encountered during the read			
FERSTAT	EPVIOLIF	None			

Table 28-64. Full Partition D-Flash Command Error Handling

28.4.2.16 Erase Verify D-Flash Section Command

The Erase Verify D-Flash Section command will verify that a section of code in the D-Flash user partition is erased. The Erase Verify D-Flash Section command defines the starting point of the data to be verified and the number of words.

Table 28-65. Erase Verify D-Flash Section Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters			
000	0x10	Global address [22:16] to identify the D-Flash block		
001	Global address [15:0] of the first word to be verified			
010	Number of words to be verified			

Upon clearing CCIF to launch the Erase Verify D-Flash Section command, the Memory Controller will verify the selected section of D-Flash memory is erased. The CCIF flag will set after the Erase Verify D-Flash Section operation has completed.

FPOPEN	FPHDIS	FPLDIS	Function ⁽¹⁾	
1	1	1	No P-Flash Protection	
1	1	0	0 Protected Low Range	
1	0	1	Protected High Range	
1	0	0	Protected High and Low Ranges	
0	1	1	Full P-Flash Memory Protected	
0	1	0	Unprotected Low Range	
0	0	1	Unprotected High Range	
0	0	0	Unprotected High and Low Ranges	

Table 29-20. P-Flash Protection Function

1. For range sizes, refer to Table 29-21 and Table 29-22.

Table 29-21. P-Flash Protection Higher Address Range

FPHS[1:0]	Global Address Range	Protected Size
00	0x7F_F800-0x7F_FFFF	2 Kbytes
01	0x7F_F000-0x7F_FFFF	4 Kbytes
10	0x7F_E000-0x7F_FFFF	8 Kbytes
11	0x7F_C000-0x7F_FFFF	16 Kbytes

Table 29-22. P-Flash Protection Lower Address Range

FPLS[1:0]	Global Address Range	Protected Size
00	0x7F_8000-0x7F_83FF	1 Kbyte
01	0x7F_8000-0x7F_87FF	2 Kbytes
10	0x7F_8000-0x7F_8FFF	4 Kbytes
11	0x7F_8000-0x7F_9FFF	8 Kbytes

All possible P-Flash protection scenarios are shown in Figure 29-14. Although the protection scheme is loaded from the Flash memory at global address 0x7F_FF0C during the reset sequence, it can be changed by the user. The P-Flash protection scheme can be used by applications requiring reprogramming in single chip mode while providing as much protection as possible if reprogramming is not required.



ter 29 1024 KByte Flash Module (S12XFTM1024K5V2)

- Program a duplicate DFPART to the EEE nonvolatile information register at global address 0x12_0002 (see Table 29-7)
- Program ERPART to the EEE nonvolatile information register at global address 0x12_0004 (see Table 29-7)
- Program a duplicate ERPART to the EEE nonvolatile information register at global address 0x12_0006 (see Table 29-7)

The D-Flash user partition will start at global address $0x10_{0000}$. The buffer RAM EEE partition will end at global address $0x13_{FFFF}$. After the Partition D-Flash operation has completed, the CCIF flag will set.

Running the Partition D-Flash command a second time will result in the ACCERR bit within the FSTAT register being set. The data value written corresponds to the number of 256 byte sectors allocated for either direct D-Flash access (DFPART) or buffer RAM EEE access (ERPART).

Register	Error Bit	Error Condition				
		Set if CCOBIX[2:0] != 010 at command launch				
		Set if a Load Data Field command sequence is currently active				
	ACCERR	Set if command not available in current mode (see Table 29-30)				
FOTAT		Set if partitions have already been defined				
FSTAI		Set if an invalid DFPART or ERPART selection is supplied				
	FPVIOL	None				
	MGSTAT1	Set if any errors have been encountered during the read				
	MGSTAT0	Set if any non-correctable errors have been encountered during the read				
FERSTAT	EPVIOLIF	None				

Table 29-78. Partition D-Flash Command Error Handling





Table A-34. External	I Tag Trigger	Timing $V_{DD35} = 5.0 V$
----------------------	---------------	---------------------------

No.	С	Characteristic ⁽¹⁾	Symbol	Min	Мах	Unit
-	D	Frequency of internal bus	f _i	D.C.	50.0	MHz
1	D	Cycle time	t _{cyc}	20	∞	ns
2	D	TAGHI/TAGLO setup time	t _{TS}	10	—	ns
3	D	TAGHI/TAGLO hold time	t _{TH}	0		ns

1. Typical supply and silicon, room temperature only

ndix E Detailed Register Address Map

0x0300–0x0327 Pulse Width Modulator 8-Bit 8-Channel (PWM) Map (Sheet 2 of 3)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x030A	PWMSCNTA	R	0	0	0	0	0	0	0	0
		W								
0x030B	PWMSCNTB	R	0	0	0	0	0	0	0	0
		W								
0x030C	PWMCNT0	R	Bit 7	6	5	4	3	2	1	Bit 0
		W	0	0	0	0	0	0	0	0
0x030D	PWMCNT1	R	Bit 7	6	5	4	3	2	1	Bit 0
		W	0	0	0	0	0	0	0	0
0x030E	PWMCNT2	ĸ		6	5	4	3	2	1	Bit 0
		VV	0	0		0	0	0	0	0
0x030F	PWMCNT3	ĸ		0	5	4	3	2	1	Bit U
			Dit 7	0	5	0	0	0	1	U Bit O
0x0310	PWMCNT4	n W		0	5	4	3	2	0	
		B	Bit 7	6	5	4	3	2	1	Bit 0
0x0311	PWMCNT5	w	0	0	0		0	0	0	0
		B	Bit 7	6	5	4	3	2	1	Bit 0
0x0312	PWMCNT6	w	0	0	0	0	0	0	0	0
		R	Bit 7	6	5	4	3	2	1	Bit 0
0x0313	PWMCNT7	w	0	0	0	0	0	0	0	0
0.0014		R	D:+ 7							D:1 0
0x0314	PWMPER0	w	Bit 7	6	5	4	3	2	1	Bit 0
0x0315	PWMPER1	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x0316	PWMPER2	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x0317	PWMPER3	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x0318	PWMPER4	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x0319	PWMPER5	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x031A	PWMPER6	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x031B	PWMPER7	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x031C	PWMDTY0	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x031D	PWMDTY1	R W	Bit 7	6	5	4	З	2	1	Bit 0
0x031E	PWMDTY2	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x031F	PWMDTY3	R W	Bit 7	6	5	4	3	2	1	Bit 0
0x0320	PWMDTY4	R W	Bit 7	6	5	4	3	2	1	Bit 0

MC9S12XE-Family Reference Manual Rev. 1.25