

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are angineered to

#### Details

ĿXFI

Product Status	Active
Applications	Automotive
Core Processor	ARM® Cortex®-M3
Program Memory Type	FLASH (128kB)
Controller Series	-
RAM Size	6K x 8
Interface	LIN, SSI, UART
Number of I/O	10
Voltage - Supply	5.5V ~ 28V
Operating Temperature	-40°C ~ 175°C
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-48-29
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/tle9867qxw20xuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**Block Diagram** 

# 2 Block Diagram



Figure 1 Block Diagram



## System Control Unit - Digital Modules (SCU-DM)

- *f*<sub>MI CLK</sub> Measurement interface clock
- $f_{\text{TFILT CLK}}$  Analog module filter clock
- LP\_CLK Clock source for all PMU submodules and WDT1

# ICU (Interrupt Control Unit)

- NMI (Non-Maskable Interrupt)
- INTISR<15,13:4,1,0> External interrupt signals

## RCU (Reset Control Unit)

- PMU\_1V5DidPOR Undervoltage reset of power down supply
- PMU\_PIN Reset generated by reset pin
- PMU\_ExtWDT WDT1 reset
- PMU\_IntWDT WDT (SCU) reset
- PMU\_SOFT Software reset
- PMU\_Wake Sleep Mode/Stop Mode exit with reset
- RESET\_TYPE\_3 Peripheral reset (contains all resets)
- RESET\_TYPE\_4 Peripheral reset (without SOFT and WDT reset)

## Port Control

- P0\_POCONy.PDMx driver strength control
- P1\_POCONy.PDMx driver strength control

## **MISC Control**

• MODPISELx Mode selection registers for UART (source section) and Timer (trigger or count selection)

# 6.3 Clock Generation Unit

The Clock Generation Unit (CGU) enables a flexible clock generation for TLE9867QXW20. During user program execution, the frequency can be modified to optimize the performance/power consumption ratio, allowing power consumption to be adapted to the actual application state.

The CGU in the TLE9867QXW20 consists of one oscillator circuit (OSC\_HP), a Phase-Locked Loop (PLL) module with an internal oscillator (OSC\_PLL), and a Clock Control Unit (CCU). The CGU can convert a low-frequency input/external clock signal to a high-frequency internal clock.

The system clock  $f_{SYS}$  is generated from of the following selectable clocks:

- PLL clock output f<sub>PLL</sub>
- Direct clock from oscillator OSC\_HP  $f_{\rm OSC}$
- Low precision clock  $f_{LP CLK}$  (HW-enabled for startup after reset and during power-down wake-up sequence)



# System Control Unit - Digital Modules (SCU-DM)

Table 5	<b>External CA</b>	P Capacitors

Fundamental Mode Crystal Frequency (approx., MHz)	Load Caps $C_1$ , $C_2$ (pF)
4	33
8	18
12	12
16	10
20	10
25	8



Figure 10 TLE9867QXW20 External Circuitry for the OSC\_HP



## System Control Unit - Power Modules (SCU-PM)

## WDT1 (System Watchdog)

• LP\_CLK clock source for all PMU submodules and WDT1

## ICU (Interrupt Control Unit)

- PREWARN\_SUP\_NMI supply prewarning NMI request
- PREWARN\_SUP\_INT supply prewarning interrupt
- grouping of peripheral interrupts for external interupt nodes:
  - grouping single peripheral interrupts for interrupt node INT<2> (Measurement Unit (MU))
  - grouping single peripheral interrupts for interrupt node INT<3> (ADC1-VAREF)
  - grouping single peripheral interrupts for interrupt node INT<10> (UART1-LIN Transceiver)
  - grouping single peripheral interrupts for interrupt node INT<14> (Bridge Driver)



### ARM Cortex-M3 Core

# 8 ARM Cortex-M3 Core

## 8.1 Features

The key features of the Cortex-M3 implemented are listed below.

## Processor Core; a low gate count core, with low latency interrupt processing:

- A subset of the Thumb<sup>®</sup>-2 Instruction Set
- Banked stack pointer (SP) only
- 32-bit hardware divide instructions, SDIV and UDIV (Thumb-2 instructions)
- Handler and Thread Modes
- Thumb and debug states
- Interruptible-continued instructions LDM/STM, Push/Pop for low interrupt latency
- · Automatic processor state saving and restoration for low latency Interrupt Service Routine (ISR) entry and exit
- ARM architecture v7-M Style BE8/LE support
- ARMv6 unaligned accesses

# Nested Vectored Interrupt Controller (NVIC) closely integrated with the processor core to achieve low latency interrupt processing:

- Interrupts, configurable from 1 to 16
- Bits of priority (4)
- Dynamic reprioritization of interrupts
- Priority grouping. This enables selection of preemptive interrupt levels and non-preemptive interrupt levels
- Support for tail-chaining and late arrival of interrupts. This enables back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

## **Bus interfaces**

- Advanced High-performance Bus-Lite (AHB-Lite) interfaces: ICode, DCode, and System bus interface
- Memory access alignment
- Write buffer for buffering of write data



DMA Controller

# 9.3 Functional Description

# 9.3.1 DMA Mode Overview

The DMA controller implements the following 13 hardware DMA requests:

- ADC1 complete sequence 1 done: DMA transfer is requested on completion of the ADC1 channel conversion sequence.
- ADC1 exceptional sequence 2 (ESM) done: DMA transfer is requested on completion of the ADC1 conversion sequence triggered by an exceptional measurement request.
- SSC1/2 transmit byte: DMA transfer is requested upon the completion of data transmission via SSC1/2
- SSC1/2: receive byte: DMA transfer is requested upon the completion of data reception via SSC1/2.
- ADC1 channel 0 conversion done: DMA transfer is requested on completion of the ADC1 channel 0 conversion.
- ADC1 channel 1 conversion done: DMA transfer is requested on completion of the ADC1 channel 1 conversion.
- ADC1 channel 2 conversion done: DMA transfer is requested on completion of the ADC1 channel 2 conversion.
- ADC1 channel 3 conversion done: DMA transfer is requested on completion of the ADC1 channel 3 conversion.
- ADC1 channel 4 conversion done: DMA transfer is requested on completion of the ADC1 channel 4 conversion.
- ADC1 channel 5 conversion done: DMA transfer is requested on completion of the ADC1 channel 5 conversion.
- ADC1 channel 6 conversion done: DMA transfer is requested on completion of the ADC1 channel 6 conversion.
- ADC1 channel 7 conversion done: DMA transfer is requested on completion of the ADC1 channel 7 conversion.
- Timer3 ccu6\_int: DMA transfer is requested following a timer trigger.



Interrupt System

# 12 Interrupt System

## 12.1 Features

- Up to 16 interrupt nodes for on-chip peripherals
- Up to 8 NMI nodes for critical system events
- Maximum flexibility for all 16 interrupt nodes

# 12.2 Introduction

Before enabling an interrupt, all corresponding interrupt status flags should be cleared.

## 12.2.1 Overview

The TLE9867QXW20 supports 16 interrupt vectors with 16 priority levels. Fifteen of these interrupt vectors are assigned to the on-chip peripherals: GPT12, SSC, CCU6, DMA, Bridge Driver and A/D Converter are each assigned to one dedicated interrupt vector; while UART1 and Timer2 or UART2, External Interrupt 2 and Timer21 share interrupt vectors. Two vectors are dedicated for External Interrupt 0 and 1.

Service Request	Node ID	Description
GPT12	0/1	GPT interrupt (T2-T6, CAPIN)
MU- ADC8/T3	2	Measurement Unit, VBG, Timer3
ADC1	3	ADC1 interrupt / VREF5V Overload / VREF5V OV/UV, 10-bit ADC
CCU0	4	CCU6 node 0 interrupt
CCU1	5	CCU6 node 1 interrupt
CCU2	6	CCU6 node 2 interrupt
CCU3	7	CCU6 node 3 interrupt
SSC1	8	SSC1 interrupt (receive, transmit, error)
SSC2	9	SSC2 interrupt (receive, transmit, error)
UART1	10	UART1 (ASC-LIN) interrupt (receive, transmit), Timer2, linsync1, LIN
UART2	11	UART2 interrupt (receive, transmit), Timer21, External interrupt (EINT2)
EXINT0	12	External interrupt (EINT0), MON
EXINT1	13	External interrupt (EINT1)
BDRV/CP	14	Bridge Driver / Charge Pump
DMA	15	DMA Controller

## Table 6 Interrupt Vector Table

## Table 7NMI Interrupt Table

Service Request	Node	Description
Watchdog Timer NMI	NMI	Watchdog Timer overflow
PLL NMI	NMI	PLL Loss-of-Lock
NVM Operation	NMI	NVM Operation Complete
Complete NMI		
Overtemperature NMI	NMI	System Overtemperature



## **GPIO Ports and Peripheral I/O**

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.2	Input	GPI	P0_DATA.P2	
		INP1	CCPOS2_1	CCU6
		INP2	T2EUDA	GPT12T2
		INP3	MTSR_1	SSC1
		INP4	T21EX_0	Timer 21
		INP5	T6INA	GPT12T6
	Output	GPO	P0_DATA.P2	_
		ALT1	COUT60_0	CCU6
		ALT2	MTSR_1	SSC1
		ALT3	EXF2_0	Timer 2
P0.3	Input	GPI	P0_DATA.P3	
		INP1	SCK_1	SSC1
		INP2	CAPINB	GPT12
		INP3	T5INA	GPT12T5
		INP4	T4EUDA	GPT12T4
		INP5	CCPOS0_1	CCU6
	Output	GPO	P0_DATA.P3	
		ALT1	SCK_1	SSC1
		ALT2	EXF21_2	Timer 21
		ALT3	T6OUT	GPT12T6
P0.4	Input	GPI	P0_DATA.P4	
		INP1	MRST_1_0	SSC1
		INP2	CC60_0	CCU6
		INP3	T21_2	Timer 21
		INP4	EXINT2_2	SCU
		INP5	T3EUDA	GPT12T3
		INP6	CCPOS1_1	CCU6
	Output	GPO	P0_DATA.P4	
		ALT1	MRST_1_0	SSC1
		ALT2	CC60_0	CCU6
		ALT3	CLKOUT_0	SCU



**Timer2 and Timer21** 

# 16 Timer2 and Timer21

# 16.1 Features

- 16-bit auto-reload mode
  - selectable up or down counting
- One channel 16-bit capture mode

# 16.2 Introduction

The timer modules are general-purpose 16-bit timers. Timer 2/21 can function as a timer or counter in each of its modes. As a timer, it counts with an input clock of  $f_{PCLK}/12$  (if prescaler is disabled). As a counter, Timer 2 counts 1-to-0 transitions on pin T2. In the counter mode, the maximum resolution for the count is  $f_{PCLK}/24$  (if prescaler is disabled).

# 16.2.1 Timer2 and Timer21 Modes Overview

Mode	Description						
Auto-reload	<ul> <li>Up/Down Count Disabled</li> <li>Count up only</li> <li>Start counting from 16-bit reload value, overflow at FFFF<sub>H</sub></li> <li>Reload event configurable for trigger by overflow condition only, or by negative/positive edge at input pin T2EX as well</li> <li>Programmable reload value in register RC2</li> <li>Interrupt is generated with reload events.</li> </ul>						
Auto-reload	<ul> <li>Up/Down Count Enabled</li> <li>Count up or down, direction determined by level at input pin T2EX</li> <li>No interrupt is generated</li> <li>Count up <ul> <li>Start counting from 16-bit reload value, overflow at FFFF<sub>H</sub></li> <li>Reload event triggered by overflow condition</li> <li>Programmable reload value in register RC2</li> </ul> </li> <li>Count down <ul> <li>Start counting from FFFF<sub>H</sub>, underflow at value defined in register RC2</li> <li>Reload event triggered by underflow condition</li> <li>Reload event triggered by underflow condition</li> </ul> </li> </ul>						
Channel capture	<ul> <li>Count up only</li> <li>Start counting from 0000<sub>H</sub>, overflow at FFFF<sub>H</sub></li> <li>Reload event triggered by overflow condition</li> <li>Reload value fixed at 0000<sub>H</sub></li> <li>Capture event triggered by falling/rising edge at pin T2EX</li> <li>Captured timer value stored in register RC2</li> <li>Interrupt is generated by reload or capture events</li> </ul>						

## Table 11 Timer2 and Timer21 Modes



## UART1/UART2

# 19 UART1/UART2

## 19.1 Features

- Full-duplex asynchronous modes
  - 8-bit or 9-bit data frames, LSB first
  - fixed or variable baud rate
- Receive buffered
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception
- Baud-rate generator with fractional divider for generating a wide range of baud rates
- Hardware logic for break and synch byte detection

## 19.2 Introduction

The UART provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed at Special Function Register (SFR) SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.



# 19.2.1 Block Diagram

Figure 22 UART Block Diagram



## UART1/UART2

# 19.3 UART Modes

The UART can be used in four different modes. In mode 0, it operates as an 8-bit shift register. In mode 1, it operates as an 8-bit serial port. In modes 2 and 3, it operates as a 9-bit serial port. The only difference between mode 2 and mode 3 is the baud rate, which is fixed in mode 2 but variable in mode 3. The variable baud rate is set by the underflow rate on the dedicated baud-rate generator.

The different modes are selected by setting bits SM0 and SM1 to their corresponding values, as shown in Table 13.

## Table 13 UART Modes

SM0	SM1	Operating Mode	Baud Rate
0	0	Mode 0: 8-bit shift register	f <sub>PCLK</sub> /2
0	1	Mode 1: 8-bit shift UART	Variable
1	0	Mode 2: 9-bit shift UART	f <sub>PCLK</sub> /64
1	1	Mode 3: 9-bit shift UART	Variable

The UART1 is connected to the integrated LIN transceiver, and to GPIO for test purpose. The UART2 is connected to GPIO only.



**Measurement Unit** 

# 22 Measurement Unit

# 22.1 Features

- 1 x 8-bit ADC with 10 Inputs including attenuator allowing measurement of high voltage input signals
- Supply Voltage Attenuators with attenuation of VBAT\_SENSE, VS, VDDP and VDDC.
- VBG monitoring of 8-bit ADC to guarantee functional safety requirements.
- Bridge Driver Diagnosis Measurement (VDH, VCP).
- Temperature Sensor for monitoring the chip temperature and PMU Regulator temperature.
- Supplement Block with Reference Voltage Generation, Bias Current Generation, Voltage Buffer for NVM Reference Voltage, Voltage Buffer for Analog Module Reference Voltage and Test Interface.

# 22.2 Introduction

The measurement unit is a functional unit that comprises the following associated sub-modules:

Module Name	Modules	Functions
Central Functions Unit	Bandgap reference circuit	<ul> <li>The bandgap-reference sub-module provides two reference voltages</li> <li>1. a trimmable reference voltage for the 8-bit ADCs. A local dedicated bandgap circuit is implemented to avoid deterioration of the reference voltage arising e.g. from crosstalk or ground voltage shift.</li> <li>2. the reference voltage for the NVM module</li> </ul>
8-bit ADC (ADC2)	8-bit ADC module with 10 multiplexed inputs, including HV input attenuator	<ul> <li>5 high voltage full supply range capable inputs</li> <li>(2.5V30,7V(FS))</li> <li>2 medium voltage inputs (05V/7V FS).</li> <li>3 low voltage inputs (01.2V/1.6V FS)</li> <li>(allocation see following overview figure)</li> </ul>
10-bit ADC (ADC1)	10-bit ADC module with 8 multiplexed inputs	Five (5V) analog inputs from Port 2.x
VDH Input Voltage Attenuator	VDH input voltage attenuator	Scales down V(VDH) to the input voltage range of ADC1.CH6
Temperature Sensor	<ul><li>Temperature sensor with two multiplexed sensing elements:</li><li>PMU located sensor</li><li>Central chip located sensor</li></ul>	Generates output voltage which is a linear function of the local chip (junction) temperature.
Measurement Core Module	Digital signal processing and ADC2 control unit	<ol> <li>Generates the control signal for the 8-bit ADC2 and the synchronous clock for the switched capacitor circuits,</li> <li>Performs digital signal processing functions and provides status outputs for interrupt generation.</li> </ol>

## Table 14 Measurement Functions and Associated Modules



## Bridge Driver (incl. Charge Pump)

# 26 Bridge Driver (incl. Charge Pump)

## 26.1 Features

The MOSFET Driver is intended to drive external normal level NFET transistors in bridge configuration. The driver provides many diagnostic possibilities to detect faults.

## **Functional Features**

- External Power NFET Transistor Driver Stage with driver capability for max. 100 nC gate charge @ 25 kHz switching frequency.
- Implemented adjustable cross conduction protection.
- Supply voltage (VSD) monitoring incl. adjustable over- and undervoltage shutdown with configurable interrupt signalling.
- VSD operating range down to 5.4 V
- VDS comparators for short circuit detection in on- and off-state
- Open-Load detection in off-state

# 26.2 Introduction

The MOSFET Driver Stage can be used for controlling external Power NFET Transistors (normal level). The module output is controlled by SFR or System PWM Machine (CCU6).



## Bridge Driver (incl. Charge Pump)

# 26.2.1 Block Diagram



Figure 29 Driver Module Block Diagram (incl. system connections)

# 26.2.2 General

The Driver can be controlled in two different ways:

- In Normal Mode the output stage is fully controllable through the SFR registers CTRLx (x = 1,2,3). Protection functions such as overcurrent and open-load detection are available.
- The PWM Mode can also be enabled by the corresponding bit in CTRL1 and CTRL2. The PWM must be configured in the System PWM Module (CCU6). All protection functions are available in PWM mode as well.

## **Protection Functions**

- · Overcurrent detection and shutdown feature for external MOSFET by Drain Source measurement
- · Programmable minimum cross current protection time
- Open-load detection feature in Off-state for external MOSFET.



# 29.2 Power Management Unit (PMU)

This chapter includes all electrical characteristics of the Power Management Unit

# 29.2.1 PMU I/O Supply (VDDP) Parameters

This chapter describes all electrical parameters which are observable on SoC level. For this purpose only the padsupply VDDP and the transition times between the system modes are specified here.

## Table 22 Electrical Characteristics

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40 °C to +175 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number	
		Min.	Min. Typ. Max.					
Specified output current	I <sub>VDDP</sub>	0	-	50	mA	1)	P_2.1.1	
Specified output current	I <sub>VDDP</sub>	0	-	30	mA	1)2)	P_2.1.22	
Required decoupling capacitance	$C_{\text{VDDP1}}$	0.47	-	2.2	μF	<sup>3)4)</sup> ESR < 1Ω; the specified capacitor value is a typical value.	P_2.1.2	
Required buffer capacitance for stability (load jumps)	$C_{\text{VDDP2}}$	1	-	2.2	μF	<sup>3)4)</sup> The specified capacitor value is a typical value.	P_2.1.20	
Output voltage including line and load regulation @ Active Mode	V <sub>DDPOUT</sub>	4.9	5.0	5.1	V	<sup>5)</sup> I <sub>load</sub> < 90mA; V <sub>S</sub> > 5.5V	P_2.1.3	
Output voltage including line and load regulation @ Active Mode	V <sub>DDPOUT</sub>	4.9	5.0	5.1	V	<sup>2)5)</sup> I <sub>load</sub> < 70mA; V <sub>S</sub> > 5.5V	P_2.1.23	
Output voltage including line and load regulation @ Stop Mode	V <sub>DDPOUTS</sub>	4.5	5.0	5.5	V	<sup>5)</sup> $I_{\text{load}}$ is only internal; $V_{\text{S}} > 5.5\text{V}$ ; -40°C $\leq T_{\text{j}} \leq$ - 150°C.	P_2.1.21	
Output voltage including line and load regulation @ Stop Mode - Extended temperature range	V <sub>DDPOUTS</sub> TOP_HT	3.5	5.0	5.8	V	<sup>5)</sup> $I_{\text{load}}$ is only internal; $V_{\text{S}} > 5.5\text{V}$ ; 150°C < $T_{\text{j}} \le$ 175°C.	P_2.1.29	
Output drop @ Active Mode	$V_{\rm SVDDPout}$	-	50	400	mV	$I_{VDDP}$ = 30mA <sup>6)</sup> ; 3.5V < $V_{S}$ < 5.0V	P_2.1.4	
Load regulation @ Active Mode	V <sub>VDDPLOR</sub>	-50	-	50	mV	2 90mA; <i>C</i> = 570nF -40°C < <i>T</i> <sub>j</sub> ≤ 150°C	P_2.1.5	
Load regulation @ Active Mode-Extended temperature range	$V_{\rm VDDPLOR}$ ht	-70	-	70	mV	2 90mA; <i>C</i> = 570nF 150°C < <i>T</i> <sub>j</sub> ≤ 175°C	P_2.1.30	
Line regulation @ Active Mode	V <sub>VDDPLIR</sub>	-50	-	50	mV	V <sub>S</sub> = 5.5 28V	P_2.1.6	
Overvoltage detection	V <sub>DDPOV</sub>	5.14	-	5.4	V	$V_{\rm S}$ > 5.5V; Overvoltage leads to SUPPLY_NMI	P_2.1.7	
Overvoltage detection filter time	t <sub>FILT_VDDP</sub>	-	735	-	μs	3)7)	P_2.1.24	









# 29.5.2 DC Parameters of Port 0, Port 1, TMS and Reset

## Note: Operating Conditions apply.

Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the maximum allowed ocurrent which can be taken out of VDDP.

Port Output Driver Mode	Maximum Ou (I <sub>OLmax</sub> , - I <sub>OH</sub>	Itput Current	Maximum Ou (I <sub>OLnom</sub> , - I <sub>OH</sub>	Number	
	V <sub>DDP</sub> ≥ 4.5V	2.6V < V <sub>DDP</sub> < 4.5V	<i>V</i> <sub>DDP</sub> ≥ 4.5V	2.6V < V <sub>DDP</sub> < 4.5V	
Strong driver <sup>2)</sup>	5 mA	3 mA	1.6 mA	1.0 mA	P_5.1.15
Medium driver <sup>3)</sup>	3 mA	1.8 mA	1.0 mA	0.8 mA	P_5.1.1
Weak driver <sup>3)</sup>	0.5 mA	0.3 mA	0.25 mA	0.15 mA	P_5.1.2

#### Table 30 Current Limits for Port Output Drivers<sup>1)</sup>

1) Not subject to production test, specified by design.

2) Not available for port pins P0.4, P1.0, P1.1 and P1.2

3) All P0.x and P1.x

## Table 31 DC Characteristics Port0, Port1

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40 °C to +175 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Input hysteresis	HYS <sub>P0_P1</sub>	0.11 x V <sub>DDP</sub>	-	_	V	<sup>1)</sup> Series resistance = 0 Ω; $4.5V \le V_{DDP} \le$ 5.5V	P_5.1.5
Input hysteresis	HYS <sub>P0_P1</sub> _exend	_	0.09 x V <sub>DDP</sub>	-	V	<sup>1)</sup> Series resistance = 0 Ω; 2.6V $\leq V_{DDP} \leq$ 4.5V	P_5.1.16



## Table 33 Electrical Characteristics LIN Transceiver (cont'd)

 $V_{\rm s}$  = 5.5V to 18V,  $T_{\rm j}$  = -40 °C to +175 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	es	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
AC Characteristics - Flash	Mode						
Propagation delay bus dominant to RxD LOW	$t_{d(L),R}$	0.1	-	6	μs	-	P_6.1.31
Propagation delay bus recessive to RxD HIGH	t <sub>d(H),R</sub>	0.1	-	6	μs	-	P_6.1.32
Receiver delay symmetry	t <sub>sym,R</sub>	-1.0	_	1.5	μs	$t_{\rm sym,R} = t_{\rm d(L),R} - t_{\rm d(H),R};$	P_6.1.33
Duty cycle D7 (for worst case at 115 kbit/s) for +1 µs Receiver delay symmetry	t <sub>duty1</sub>	0.399	-	-		<sup>5)</sup> duty cycle D7 THRec(max) = $0.744 \times V_S$ ; TH <sub>Dom</sub> (max) = $0.581 \times V_S$ ; $V_S$ = 13.5 V; $t_{\text{bit}}$ = 8.7 µS; D7 = $t_{\text{bus}\_\text{rec(min)}}/2 t_{\text{bit}}$ ;	P_6.1.34
Duty cycle D8 (for worst case at 115 kbit/s) for +1 µs Receiver delay symmetry	t <sub>duty2</sub>	-	-	0.578		<sup>5)</sup> duty cycle 8 TH <sub>Rec</sub> (min) = 0.422 × $V_{\rm S}$ ; TH <sub>Dom</sub> (min) = 0.284 × $V_{\rm S}$ ; $V_{\rm S}$ = 13.5 V; $t_{\rm bit}$ = 8.7 µS; D8 = $t_{\rm bus\_rec(max)}/2 t_{\rm bit}$ ;	P_6.1.35
LIN input capacity	$C_{\text{LIN}_{\text{IN}}}$	-	15	30	pF	6)	P_6.1.69
TxD dominant time out	<i>t</i> <sub>timeout</sub>	6	12	20	ms	$V_{\text{TxD}} = 0 \text{ V}$	P_6.1.36
Thermal Shutdown (Juncti	on Tempe	erature)		· · · ·		·	
	T	100	200	045	° <b>^</b>	6)	

i nermai shutdown temp.	I <sub>jSD</sub>	190	200	215	°C	<i>с</i> ,	P_6.1.65
Thermal shutdown hyst.	$\Delta T$	_	10	_	К	6)	P_6.1.66

1) Maximum limit specified by design.

2)  $V_{\text{BUS}\_\text{CNT}} = (V_{\text{th}\_\text{dom}} + V_{\text{th} \text{ rec}})/2$ 

3)  $V_{\text{HYS}} = V_{\text{BUSrec}} - V_{\text{BUSdom}}$ 

4) Bus load concerning LIN Spec 2.2: Load 1 = 1 nF / 1 k $\Omega$  =  $C_{BUS}$  /  $R_{BUS}$ Load 2 = 6.8 nF / 660  $\Omega$  =  $C_{BUS}$  /  $R_{BUS}$ Load 3 = 10 nF / 500  $\Omega$  =  $C_{BUS}$  /  $R_{BUS}$ 

5) Bus load

Load 1 = 1 nF / 500  $\Omega$  =  $C_{\text{BUS}}$  /  $R_{\text{BUS}}$ 

6) Not subject to production test, specified by design.



## Table 35 Supply Voltage Signal Conditioning (cont'd)

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40 °C to +175 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Nominal operating input voltage range $V_{\text{AREF}}$	$V_{\sf AREF, range}$	0	-	5.62	V	1)	P_8.1.51
Accuracy of $V_{\text{AREF}}$ sense after calibration	$\Delta V_{AREF}$	-79	-	79	mV	$V_{\rm S}$ = 5.5V to 18V	P_8.1.48
8-Bit ADC Reference Volt	age Measurem	nent $V_1$	BG		·		
Input-to-output voltage attenuation: $V_{\rm BG}$	ATT <sub>VBG</sub>	-	0.75	_		-	P_8.1.57
Nominal operating input voltage range $V_{\rm BG}$	$V_{\rm BG,range}$	0.8	-	1.64	V	1)	P_8.1.52
Value of ADC2- <i>V</i> <sub>BG</sub> measurement after calibration	V <sub>BG_PMU</sub>	1.01	1.07	1.18	V	-40°C ≤ <i>T</i> <sub>j</sub> ≤ 150°C	P_8.1.73
Value of ADC2- <i>V</i> <sub>BG</sub> measurement after calibration-Extended temperature range	$V_{\rm BG_PMU_HT}$	1.01	1.07	1.44	V	150°C < T <sub>j</sub> ≤ 175°C	P_8.1.75
Core supply Voltage Mea	surement $V_{\text{DI}}$	oc					
Input-to-output voltage attenuation: $V_{\text{DDC}}$	ATT <sub>VDDC</sub>	-	0.75	-		_	P_8.1.34
Nominal operating input voltage range $V_{\text{DDC}}$	$V_{\rm DDC,range}$	0.8	-	1.64	V	1)	P_8.1.53
Accuracy of $V_{\text{DDC}}$ sense after calibration	$\Delta V_{\text{DDC}_{\text{SENSE}}}$	-22	-	22	mV	V <sub>S</sub> = 5.5 to 18V	P_8.1.6
VDH Input Voltage Measu	urement $V_{\text{VDH1}}$	OBITADC					
VDH Input to output voltage attenuation:	ATT <sub>VDH_1</sub>	-	0.166	-		SFR setting 1	P_8.1.64
VDH Input to output voltage attenuation:	ATT <sub>VDH_2</sub>	-	0.224	-		SFR setting 2	P_8.1.65
VDH Input to output voltage attenuation:	ATT <sub>VDH_3</sub>	-	0.226	-		<sup>1)</sup> SFR setting 2 -40°C ≤ Tj ≤ 85°C	P_8.1.81
Nominal operating input voltage range $V_{\rm VDH}$ , Attenuation Range 1	$V_{\rm VDH,range1}$	-	-	30	V	SFR setting 1	P_8.1.66
Nominal operating input voltage range $V_{\text{VDH}}$ , Attenuation Range 2	V <sub>VDH,range2</sub>	-	-	20	V	SFR setting 2	P_8.1.67



## Table 42 Electrical Characteristics MOSFET Driver (cont'd)

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40 °C to +175 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.	-		
Input propagation time (HS on)	t <sub>P(IHN)max</sub>	-	200	350	ns	$C_{\text{Load}}$ = 10 nF, $I_{\text{Charge}}$ =31(max), 25% of $V_{\text{Gxx1}}$	P_12.1.28
Input propagation time (HS off)	t <sub>P(IHF)max</sub>	-	200	300	ns	$C_{\text{Load}}$ = 10 nF, $I_{\text{Discharge}}$ =31(max), 75% of $V_{\text{Gxx1}}$	P_12.1.29
Absolute input propagation time difference between propagation times for all LSx (LSx on)	t <sub>Pon(diff)LSx</sub>	_	_	100	ns	$C_{\text{Load}}$ = 10 nF, $I_{\text{Charge}}$ =31(max), 25% of $V_{\text{Gxx1}}$	P_12.1.30
Absolute input propagation time difference between propagation times for all LSx (LSx off)	t <sub>Poff(diff)LSx</sub>	-	-	100	ns	$C_{\text{Load}}$ = 10 nF, $I_{\text{Discharge}}$ =31(max), 75% of $V_{\text{Gxx1}}$	P_12.1.41
Absolute input propagation time difference between propagation times for all HSx (HSx on)	t <sub>Pon(diff)</sub> HSx	-	-	100	ns	$C_{\text{Load}}$ = 10 nF, $I_{\text{Charge}}$ =31(max), 25% of $V_{\text{Gxx1}}$	P_12.1.42
Absolute input propagation time difference between propagation times for all HSx (HSx off)	t <sub>Poff(diff)</sub> HSx	-	-	100	ns	$C_{\text{Load}}$ = 10 nF, $I_{\text{Discharge}}$ =31(max), 75% of $V_{\text{Gxx1}}$	P_12.1.43
Drain source monitoring							
Drain source monitoring threshold	V <sub>DSMONVTH</sub>	- 0.07 0.35 0.55 0.65 0.90 1.00 1.20 1.40	- 0.25 0.50 0.75 1.00 1.25 1.5 1.75 2.00	- 0.40 0.650 0.90 1.25 1.45 1.80 2.10 2.40	V	DRV_CTRL3.DSMONVT H<2:0> xxx 000 001 010 011 100 101 110 111	P_12.1.46
Open load diagnosis curren	ts					<b>.</b>	
Pull-up diagnosis current	I <sub>PUDiag</sub>	-220	-370	-520	μA	$I_{\text{DISCHG}} = 1; V_{\text{SHx}} = 5.0 \text{ V}$	P_12.1.47
Pull-down diagnosis current Charge pump	I <sub>PDDiag</sub>	650	900	1100	μA	$I_{\text{DISCHG}}$ = 1; $V_{\text{SHx}}$ = 5.0 V	P_12.1.48
Output voltage VCP vs. VSD	$V_{\rm CPmin1}$	8.5	-	_	V	$V_{VSD} = 5.4V,$ $I_{CP}=5 \text{ mA},$ $C_{CP1}, C_{CP2} = 220 \text{ nF},$ Bridge Driver enabled $-40^{\circ}\text{C} \le T_{i} \le 150^{\circ}\text{C}$	P_12.1.53



## Table 43 Electrical Characteristics Operational Amplifier (cont'd)

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40 °C to +175 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Adjusted output offset voltage-Extended temperature range	V <sub>OOS_HT</sub>	-50	10	50	mV	$V_{AIP} = V_{AIN} = 0 \text{ V and}$ G = 40, 150°C < $T_j \le 175°C$	P_13.1.28
DC input voltage common mode rejection ratio	DC- CMRR	58	80	-	dB	CMRR (in dB)=-20*log (differential mode gain/ common mode gain) $V_{CMI}$ = -2V 2V, $V_{AIP}$ - $V_{AIN}$ =0V, -40°C ≤ $T_j$ ≤ 150°C	P_13.1.8
DC input voltage common mode rejection ratio- Extended temperature range	DC- CMRR_ HT	57	80	-	dB	CMRR (in dB)=-20*log (differential mode gain/ common mode gain) $V_{CMI}$ = -2V 2V, $V_{AIP}$ - $V_{AIN}$ =0V, 150°C $\leq T_{i} \leq$ 175°C	P_13.1.27
Settling time to 98%	T <sub>SET</sub>	-	800	1400	ns	Derived from 80 - 20 % rise fall times for $\pm$ 2V overload condition (3 Tau value of settling time constant) <sup>2</sup>	P_13.1.9
Current Sense Amplifier Input Resistance @ OP1, OP2	R <sub>in_OP1_</sub> 0P2	1	1.25	1.5	kΩ	2)	P_13.1.25

1) Typical  $V_{\text{ZERO}} = 0,4 * \text{VAREF}.$ 

2) This parameter is not subject to production test.