



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10266gsp-v0

CONTENTS

CHAPTER 1 OUTLINE.....	1
1.1 Differences between the R5F102 Products and the R5F103 Products	1
1.1.1 Data Flash	1
1.1.2 On-chip oscillator characteristics	2
1.1.3 Peripheral Functions	2
1.2 Features.....	3
1.3 List of Part Numbers	6
1.4 Pin Configuration (Top View)	9
1.4.1 20-pin products.....	9
1.4.2 24-pin products.....	10
1.4.3 30-pin products.....	11
1.5 Pin Identification.....	12
1.6 Block Diagram	13
1.6.1 20-pin products.....	13
1.6.2 24-pin products.....	14
1.6.3 30-pin products.....	15
1.7 Outline of Functions.....	16
CHAPTER 2 PIN FUNCTIONS	18
2.1 Port Functions	18
2.1.1 20-pin products.....	18
2.1.2 24-pin products.....	19
2.1.3 30-pin products.....	21
2.2 Functions other than port pins	23
2.2.1 Functions for each product	23
2.2.2 Description of Functions	24
2.3 Connection of Unused Pins	25
2.4 Block Diagrams of Pins	26
CHAPTER 3 CPU ARCHITECTURE	39
3.1 Memory Space.....	39
3.1.1 Internal program memory space.....	47
3.1.2 Mirror area.....	51
3.1.3 Internal data memory space	52
3.1.4 Special function register (SFR) area	54
3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	54
3.1.6 Data memory addressing	55

6.6.3	Cautions on Channel Output Operation	192
6.6.4	Collective manipulation of TO0n bit.....	196
6.6.5	Timer Interrupt and TO0n Pin Output at Operation Start.....	197
6.7	Timer Input (TI0n) Control	198
6.7.1	TI0n input circuit configuration.....	198
6.7.2	Noise filter	198
6.7.3	Cautions on channel input operation	199
6.8	Independent Channel Operation Function of Timer Array Unit.....	200
6.8.1	Operation as interval timer/square wave output	200
6.8.2	Operation as external event counter	205
6.8.3	Operation as frequency divider (channel 0 of 30-pin products only).....	210
6.8.4	Operation as input pulse interval measurement	214
6.8.5	Operation as input signal high-/low-level width measurement.....	219
6.8.6	Operation as delay counter	223
6.9	Simultaneous Channel Operation Function of Timer Array Unit	228
6.9.1	Operation as one-shot pulse output function	228
6.9.2	Operation as PWM function.....	235
6.9.3	Operation as multiple PWM output function	242
6.10	Cautions When Using Timer Array Unit	249
6.10.1	Cautions When Using Timer output.....	249
CHAPTER 7	12-BIT INTERVAL TIMER	250
7.1	Functions of 12-bit Interval Timer.....	250
7.2	Configuration of 12-bit Interval Timer	250
7.3	Registers Controlling 12-bit Interval Timer.....	250
7.3.1	Peripheral enable register 0 (PER0).....	251
7.3.2	Operation speed mode control register (OSMC)	251
7.3.3	Interval timer control register (ITMC)	252
7.4	12-bit Interval Timer Operation	253
7.4.1	12-bit interval timer operation timing	253
7.4.2	Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode	254
CHAPTER 8	CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER.....	255
8.1	Functions of Clock Output/Buzzer Output Controller	255
8.2	Configuration of Clock Output/Buzzer Output Controller.....	256
8.3	Registers Controlling Clock Output/Buzzer Output Controller	256
8.3.1	Clock output select register n (CKSn)	257
8.3.2	Registers controlling port functions of pins to be used for clock or buzzer output	258
8.4	Operations of Clock Output/Buzzer Output Controller	259
8.4.1	Operation as output pin	259

4.3.2 Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read^{Note}.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note If the input data is read from a port for which analog input of the A/D converter is selected, 0 is always returned rather than the pin level.

In addition, if the input data is read from P125 when the $\overline{\text{RESET}}$ pin (PORTSELB = 1) is selected, 1 is always read.

**Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function
(30-Pin Products) (5/6)**

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P60	P60	Input	–	–	–	1	×	×	–
		N-ch open drain output (6-V tolerance)	–	–	–	0	0/1	SCLA0 = 1	–
	SCLA0	I/O	PIOR2 = 0	–	–	0	0	×	–
P61	P61	Input	–	–	–	1	×	×	–
		N-ch open drain output (6-V tolerance)	–	–	–	0	0/1	SDAA0 = 1	–
	SDAA0	I/O	PIOR2 = 0	–	–	0	0	×	–
P120	P120	Input	–	–	0	1	×	–	–
		Output	–	–	0	0	0/1	–	–
	ANI19	Analog input	–	–	1	1	×	–	–
P137	P137	Input	–	–	–	–	×	–	–
	INTP0	Input	–	–	–	–	×	–	–
P147	P147	Input	–	–	0	1	×	–	–
		Output	–	–	0	0	0/1	–	–
	ANI18	Analog input	–	–	1	1	×	–	–

**Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function
(30-Pin Products) (6/6)**

Pin Name	Used Function		PIORx	Pxx	Others
	Function Name	I/O			
P121	P121	Input	–	×	EXCLK, OSCSEL = 00/10/11
	X1	–	–	×	EXCLK, OSCSEL = 01
P122	P122	Input	–	×	EXCLK, OSCSEL = 00/10
	X2	–	–	×	EXCLK, OSCSEL = 01
	EXCLK	Input	–	×	EXCLK, OSCSEL = 11

6.1 Functions of Timer Array Unit


Timer array unit has the following functions.

6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTM0n) at fixed intervals.




(2) Square wave output

A toggle operation is performed each time INTTM0n interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TO0n).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TI0n) has reached a specific value.




(4) Divider ^{Note}

A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).



(5) Input pulse interval measurement

Counting is started by the valid edge of a pulse signal input to a timer input pin (TI0n). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.



Note Only channel 0 of the 30-pin products.

Figure 6-9. Format of Timer Mode Register 0n (TMR0n) (3/4)

Address: : F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n (n = 2, 4, 6)	CKS 0n1	CKS 0n0	0	CCS 0n	MAST ER0n	STS 0n2	STS 0n1	STS 0n0	CIS 0n1	CIS 0n0	0	0	MD 0n3	MD 0n2	MD 0n1	MD 0n0

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n (n = 1, 3)	CKS 0n1	CKS 0n0	0	CCS 0n	SPLIT 0n	STS 0n2	STS 0n1	STS 0n0	CIS 0n1	CIS 0n0	0	0	MD 0n3	MD 0n2	MD 0n1	MD 0n0

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n (n=0, 5, 7)	CKS 0n1	CKS 0n0	0	CCS 0n	0 ^{Note}	STS 0n2	STS 0n1	STS 0n0	CIS 0n1	CIS 0n0	0	0	MD 0n3	MD 0n2	MD 0n1	MD 0n0

CIS0n1	CIS0n0	Selection of TI0n pin input valid edge
0	0	Falling edge
0	1	Rising edge
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge
If both the edges are specified when the value of the STS0n2 to STS0n0 bits is other than 010B, set the CIS0n1 to CIS0n0 bits to 10B.		

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.**Remark** n: Channel number (n = 0 to 7)

Figure 6-44. Example of Set Contents of Registers in External Event Counter Mode (2/2)**(d) Timer output level register 0 (TOL0)**

	Bit n	
TOL0	<div style="border: 1px solid black; padding: 2px; display: inline-block;"> TOL0n 0 </div>	0: Cleared to 0 when master channel output mode (TOM0n = 0).

(e) Timer output mode register 0 (TOM0)

	Bit n	
TOM0	<div style="border: 1px solid black; padding: 2px; display: inline-block;"> TOM0n 0 </div>	0: Sets master channel output mode.

Remark n: Channel number (n = 0 to 7)

CHAPTER 7 12-BIT INTERVAL TIMER

7.1 Functions of 12-bit Interval Timer

An interrupt (INTIT) is generated at any previously specified time interval. It can be utilized for wakeup from STOP mode and triggering an A/D converter's SNOOZE mode.


7.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Table 7-1. Configuration of 12-bit Interval Timer

Item	Configuration
Counter	12-bit counter
Control registers	Peripheral enable register 0 (PER0)
	Operation speed mode control register (OSMC)
	Interval timer control register (ITMC)

Figure 7-1. Block Diagram of 12-bit Interval Timer



7.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Operation speed mode control register (OSMC)
- Interval timer control register (ITMC)

Figure 11-6. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	TMKAEN	0	ADCEN	IICA0EN	SAU1EN ^{Note}	SAU0EN	0	TAU0EN

SAU1EN	Control of serial array unit 1 clock supply
0	Stops clock supply (fixed as "0" in 20- or 24-pin products). • SFR used by serial array unit 1 cannot be written. • Serial array unit 1 is in the reset status.
1	Enables clock supply. • SFR used by serial array unit 1 can be read/written.

SAU0EN	Control of serial array unit 0 clock supply
0	Stops clock supply. • SFR used by serial array unit 0 cannot be written. • Serial array unit 0 is in the reset status.
1	Enables clock supply. • SFR used by serial array unit 0 can be read/written.

Note 30-pin products only.

- Cautions** 1. When setting serial array unit m, be sure to first set the following registers with the SAUmEN bit set to 1. If SAUmEN = 0, control registers of serial array unit m become default values and writing to them is ignored (except for the noise filter enable register 0 (NFEN0), port input mode registers 0, 1 (PIM0, PIM1), port output mode registers 0, 1, 4, 5 (POM0, POM1, POM4, POM5), port mode control registers 0, 1, 4 (PMC0, PMC1, PMC4), port mode registers 0, 1, 3 to 6 (PM0, PM1, PM3 to PM6), and port registers 0, 1, 3 to 6 (P0, P1, P3 to P6)).
- Serial clock select register m (SPSm)
 - Serial mode register mn (SMRmn)
 - Serial communication operation setting register mn (SCRmn)
 - Serial data register mn (SDRmn)
 - Serial flag clear trigger register mn (SIRmn)
 - Serial status register mn (SSRmn)
 - Serial channel start register m (SSm)
 - Serial channel stop register m (STm)
 - Serial channel enable status register m (SEm)
 - Serial output enable register m (SOEm)
 - Serial output level register m (SOLm)
 - Serial output register m (SOM)
 - Serial standby control register m (SSCm)
2. Be sure to clear the following bits to 0.
- 20, 24-pin products: bits 1, 3, 6
- 30-pin products: bits 1, 6



Figure 11-65. Procedure for Stopping Slave Transmission/Reception

Figure 11-107. Flowchart of Simplified I²C Data Reception

Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting "1" to the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.

(2) Slave address register 0 (SVA0)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode.

The SVA0 register can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STD0 = 1 (while the start condition is detected).

Reset signal generation clears the SVA0 register to 00H.

Figure 12-4. Format of Slave Address Register 0 (SVA0)

Address: F0234H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
SVA0	A6	A5	A4	A3	A2	A1	A0	0 ^{Note}

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDAA0 pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIICA0) when the address received by this register matches the address value set to the slave address register 0 (SVA0) or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICA0).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by the WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by the SPIE0 bit)

Remark WTIM0 bit: Bit 3 of IICA control register 00 (IICCTL00)

SPIE0 bit: Bit 4 of IICA control register 00 (IICCTL00)

(7) Serial clock controller

In master mode, this circuit generates the clock output via the SCLA0 pin from a sampling clock.

(8) Serial clock wait controller


This circuit controls the wait timing.

(9) ACK generator, stop condition detector, start condition detector, and ACK detector

These circuits generate and detect each status.

(10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(2) Slave device operation (slave address data reception)**(a) Start ~ Address ~ Data ~ Data ~ Stop****(i) When WTIM0 = 0**

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×000B


▲3: IICS0 = 0001×000B

△4: IICS0 = 00000001B

Remark ▲: Always generated

△: Generated only when SPIE0 = 1

x: Don't care

(ii) When WTIM0 = 1

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×100B

▲3: IICS0 = 0001××00B

△4: IICS0 = 00000001B


Remark ▲: Always generated

△: Generated only when SPIE0 = 1


x: Don't care

(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When $WTIM0 = 0$



(ii) When $WTIM0 = 1$



The meanings of <1> to <6> in (1) Start condition ~ address ~ data in Figure 12-32 are explained below.

- <1> The start condition trigger is set by the master device (STT0 = 1) and a start condition (SDAA0 = 0 and SCLA0 = 1) is generated once the bus data line goes low (SDAA0 = 0). When the start condition is subsequently detected, the master device enters the master device communication status (MSTS0 = 1). The master device is ready to communicate once the bus clock line goes low (SCLA0 = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register 0 (IICA0) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVA0 value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA0: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a wait status (SCLA0 = 0) and issues an interrupt (INTIICA0: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICA0 register and releases the wait status that it set by the master device.
- <6> If the slave device releases the wait status (WREL0 = 1), the master device starts transferring data to the slave device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAA0 = 1). The slave device also does not issue the INTIICA0 interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICA0 interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark <1> to <15> in Figure 12-32 show the entire procedure for communicating data using the I²C bus.

Figure 12-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 12-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 12-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

14.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DS_n) of DMA mode control register n (DMCn).

DRSn	DS _n	DMA Transfer Mode
0	0	Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

14.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMA_n) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, DMA byte count register n (DBCn) and DMA RAM address register n (DRAn) hold the value when transfer is terminated.

The interrupt request (INTDMA_n) is not generated if transfer is forcibly terminated.

Remark n: DMA channel number (n = 0, 1)

14.5 Example of Setting of DMA Controller

14.5.1 CSI consecutive transmission


A flowchart showing an example of setting for CSI consecutive transmission is shown below.

- Consecutive transmission of CSI00 (256 bytes)
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI00 (software trigger (STG0) only for the first start source)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = 0110B.
- Transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of the data register (SIO00) of CSI.

Remark IFC03 to IFC00: Bits 3 to 0 of DMA mode control registers 0 (DMC0)

Table 15-4. Flags Corresponding to Interrupt Request Sources (30-pin products) (1/2)

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		R5F102Ax products	R5F103Ax products
		Register		Register		Register		
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L,	✓	✓
INTLVI	LVIIIF		LVIMK		LVIPR0, LVIPR1	PR10L	✓	✓
INTP0	PIF0		PMK0		PPR00, PPR10		✓	✓
INTP1	PIF1		PMK1		PPR01, PPR11		✓	✓
INTP2	PIF2		PMK2		PPR02, PPR12		✓	✓
INTP3	PIF3		PMK3		PPR03, PPR13		✓	✓
INTP4	PIF4		PMK4		PPR04, PPR14		✓	✓
INTP5	PIF5		PMK5		PPR05, PPR15		✓	✓
INTST2 ^{Note1}	STIF2 ^{Note1}	IF0H	STMK2 ^{Note1}	MK0H	STPR02, STPR12 ^{Note1}	PR00H,	✓	–
INTCSI20 ^{Note1}	CSIIIF20 ^{Note1}		CSIMK20 ^{Note1}		CSIPR020, CSIPR120 ^{Note1}	PR10H		
INTIIC20 ^{Note1}	IICIF20 ^{Note1}		IICMK20 ^{Note1}		IICPR020, IICPR120 ^{Note1}			
INTSR2	SRIF2		SRMK2		SRPR02, SRPR12		✓	–
INTSRE2	SREIF2		SREMK2		SREPR02, SREPR12		✓	–
INTDMA0	DMAIF0		DMAMK0		DMAPR00, DMAPR10		✓	–
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11		✓	–
INTST0 ^{Note2}	STIF0 ^{Note2}		STMK0 ^{Note2}		STPR00, STPR10 ^{Note2}		✓	✓
INTCSI00 ^{Note2}	CSIIIF00 ^{Note2}		CSIMK00 ^{Note2}		CSIPR000, CSIPR100 ^{Note2}			
INTIIC00 ^{Note2}	IICIF00 ^{Note2}		IICMK00 ^{Note2}		IICPR000, IICPR100 ^{Note2}			
INTSR0	SRIF0		SRMK0		SRPR00, SRPR10		✓	✓
INTSRE0 ^{Note3}	SREIF0 ^{Note3}		SREMK0 ^{Note3}		SREPR00, SREPR10 ^{Note3}		✓	✓
INTTM01H ^{Note3}	TMIF01H ^{Note3}		TMMK01H ^{Note3}		TMPR001H, TMPR101H ^{Note3}			
INTST1	STIF1	IF1L	STMK1	MK1L	STPR01, STPR11	PR01L,	✓	–
INTSR1 ^{Note4}	SRIF1 ^{Note4}		SRMK1 ^{Note4}		SRPR01, SRPR11 ^{Note4}	PR11L	✓	–
INTCSI11 ^{Note4}	CSIIIF11 ^{Note4}		CSIMK11 ^{Note4}		CSIPR011, CSIPR111 ^{Note4}			
INTIIC11 ^{Note4}	IICIF11 ^{Note4}		IICMK11 ^{Note4}		IICPR011, IICPR111 ^{Note4}			
INTSRE1 ^{Note5}	SREIF1 ^{Note5}		SREMK1 ^{Note5}		SREPR01, SREPR11 ^{Note5}		✓	–
INTTM03H ^{Note5}	TMIF03H ^{Note5}		TMMK03H ^{Note5}		TMPR003H, TMPR103H ^{Note5}			✓
INTIICA0	IICAIF0		IICAMK0		IICAPR00, IICAPR10		✓	✓
INTTM00	TMIF00		TMMK00		TMPR000, TMPR100		✓	✓
INTTM01	TMIF01		TMMK01		TMPR001, TMPR101		✓	✓
INTTM02	TMIF02		TMMK02		TMPR002, TMPR102		✓	✓
INTTM03	TMIF03		TMMK03		TMPR003, TMPR103		✓	✓
INTAD	ADIF	IF1H	ADMK	MK1H	ADPR0, ADPR1	PR01H,	✓	✓
INTIT	TMKAIF		TMKAMK		TMKAPR0, TMKAPR1	PR11H	✓	✓
INTTM04	TMIF04		TMMK04		TMPR004, TMPR104		✓	✓

Figure 17-3. STOP Mode Release by Interrupt Request Generation (2/2)**(2) When high-speed system clock (X1 oscillation) is used as CPU clock**


Notes 1. For details of the standby release signal, see **Figure 15-1 Basic Configuration of Interrupt Function**.

2. STOP mode release time

Supply of the clock is stopped: 18 μ s to "whichever is longer 65 μ s and the oscillation stabilization time (set by OSTS)"

Wait

- When vectored interrupt servicing is carried out: 10 to 11 clocks
- When vectored interrupt servicing is not carried out: 4 to 5 clocks

(3) When high-speed system clock (external clock input) is used as CPU clock

Notes 1. For details of the standby release signal, see **Figure 15-1**.

2. STOP mode release time

Supply of the clock is stopped: 18 μ s to 65 μ s


Wait

- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.

Remarks 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.
2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 24-7. Setting of Flash Memory Programming Mode



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t_{SUNIT} : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level

t_{HD} : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

For details, see **28.10** or **29.10 Timing of Entry to Flash Memory Programming Modes**.

There are two flash memory programming modes: wide voltage mode and full speed mode. The supply voltage value applied to the microcontroller during write operations and the setting information of the user option byte for setting of the flash memory programming mode determine which mode is selected.

When a dedicated flash memory programmer is used for serial programming, setting the voltage on GUI selects the mode automatically.

Table 24-5. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified

Power Supply Voltage (V_{DD})	User Option Byte Setting for Switching to Flash Memory Programming Mode		Flash Programming Mode
	Flash Operation Mode	Operating Frequency	
$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	Blank state		Full speed mode
	HS (high speed main) mode	1 MHz to 24 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
$2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$	Blank state		Full speed mode
	HS (high speed main) mode	1 MHz to 16 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
$1.8\text{ V} \leq V_{DD} < 2.4\text{ V}$	Blank state		Wide voltage mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode

Remarks 1. Using both the wide voltage mode and full speed mode imposes no restrictions on writing, erasing, or verification.

2. For details about communication commands, see **24.4.4 Communication commands**.

29.6.4 LVD circuit characteristics**LVD Detection Voltage of Reset Mode and Interrupt Mode****($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	V_{LVD0}	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	V_{LVD1}	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	V_{LVD2}	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V_{LVD3}	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	V_{LVD4}	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	V_{LVD5}	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	V_{LVD6}	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	V_{LVD7}	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	t_{LW}		300			μs
Detection delay time					300	μs