

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10277ana-w0

## 1.1.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	$T_A = -20 \text{ to } +85  {}^{\circ}\text{C}$	-1.0	+1.0	%
oscillator oscillation	$T_A = -40 \text{ to } -20 ^{\circ}\text{C}$	-1.5	+1.5	
frequency accuracy	$T_A = +85 \text{ to } +105  ^{\circ}\text{C}$	-2.0	+2.0	

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	$T_A = -40 \text{ to} + 85 ^{\circ}\text{C}$	-5.0	+5.0	%
oscillator oscillation				
frequency accuracy				

## 1.1.3 Peripheral Functions

The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

		R5F102	2 product	R5F103 product		
RL78/G12		20, 24 pin	30 pin product	20, 24 pin	30 pin	
	product		product	product		
Serial interface	UART	1 channel	3 channels	1 channel		
	CSI	2 channels	3 channels 1 channel			
	Simplified I <sup>2</sup> C	2 channels	3 channels	None		
DMA function		2 channels		None		
Safety function CRC operation		Yes		None		
	RAM guard	Yes	•	None		
	SFR guard	Yes		None		

#### 1.2 Features

Ultra-low power consumption technology

- V<sub>DD</sub> = single power supply voltage of 1.8 to 5.5 V which can operate at a low voltage
- HALT mode
- STOP mode
- SNOOZE mode

#### RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.04167  $\mu$ s: @ 24 MHz operation with high-speed on-chip oscillator) to ultra-low speed (1  $\mu$ s: @ 1 MHz operation)
- Address space: 1 MB
- General-purpose registers: (8-bit register × 8) × 4 banks
- On-chip RAM: 256 B to 2 KB

## Code flash memory

- Code flash memory: 2 to 16 KB
- Block size: 1 KB
- Prohibition of block erase and rewriting (security function)
- On-chip debug function
- Self-programming (with flash shield window function)

## Data flash memory Note

- Data flash memory: 2 KB
- Back ground operation (BGO): Instructions are executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: VDD = 1.8 to 5.5 V

## High-speed on-chip oscillator

- Select from 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
- High accuracy:  $\pm 1.0 \%$  (VDD = 1.8 to 5.5 V, TA = -20 to +85°C)

## Operating ambient temperature

- T<sub>A</sub> = -40 to +85°C (A: Consumer applications, D: Industrial applications)
- T<sub>A</sub> = -40 to +105°C (G: Industrial applications) Note

## Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 12 levels)

## DMA (Direct Memory Access) controller Note

- 2 channels
- Number of clocks during transfer between 8/16-bit SFR and internal RAM: 2 clocks

Note Provided in the R5F102 products only.



Table 4-5. PMxx, Pxx, PUxx, PIMx, POMx, PMCxx Registers and the Bits (30-pin Products)

Port		Bit name											
Port		PMxx register	Pxx register	PUxx register	PIMx register	POMx register	PMCxx register						
		PM00	P00	PU00	-	РОМ00	PMC00						
		PM01	P01	PU01	PIM01	_	PMC01						
Port 1	0	PM10	P10	PU10	PIM10	POM10	-						
	1	PM11	P11	PU11	PIM11	POM11	-						
	2	PM12	P12	PU12	-	POM12	-						
	3	PM13	P13	PU13	PIM13	POM13	-						
	4	PM14	P14	PU14	PIM14	POM14	-						
	5	PM15	P15	PU15	PIM15	POM15	-						
	6	PM16	P16	PU16	PIM16	-	-						
	7	PM17	P17	PU17	PIM17	POM17	-						
Port 2	0	PM20	P20	_	_	_	_						
	1	PM21	P21	_	_	_	_						
	2	PM22	P22	_	_	_	_						
	3	PM23	P23	-			_						
Port 3	0	PM30	P30	PU30	_	_	_						
	1	PM31	P31	PU31	_	_	_						
Port 4	0	PM40	P40	PU40	_	_	_						
Port 5	0	PM50	P50	PU50	_	POM50	_						
	1	PM51	P51	PU51			_						
Port 6	0	PM60	P60	_	_	_	_						
	1	PM61	P61	=	=	=	=						
Port 12	0	PM120	P120	PU120	=	=	PMC120						
	1	=	P121	=	=	=	=						
	2	=	P122	=	=	=	=						
Port 13	7	=	P137	=	=	=	=						
Port 14	7	PM147	P147	PU147	-	=	PMC147						

### 5.3.1 Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121 and X2/EXCLK/P122 pins, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

Address: FF	FA0H Afte	r reset: 00H	R/W					
Symbol	7	7 6		4	3	2	1	0
CMC	EXCLK	OSCSEL	0	0	0	0	0	AMPH

EXCLK	OSCSEL	High-speed system clock pin operation mode	X1/P121/KR3 pin	X2/EXCLK/P122/KR2 pin			
0	0	Input port mode	Input port				
0	1	X1 oscillation mode	Crystal/ceramic resonator connection				
1	0	Input port mode	Input port				
1	1	External clock input mode	Input port External clock input				

AMPH	Control of X1 clock oscillation frequency
0	1 MHz $\leq$ fx $\leq$ 10 MHz
1	10 MHz < fx ≤ 20 MHz

# Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction. When using the CMC register with its initial value (00H), be

- manipulation instruction. When using the CMC register with its initial value (00H), be sure to set the register to 00H after a reset ends in order to prevent malfunction due to a program loop. Such a malfunction becomes unrecoverable when a value other than 00H is mistakenly written.
- 2. After reset release, set the CMC register before X1 oscillation is started as set by the clock operation status control register (CSC).
- 3. Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
- **4.** Specify the setting for the AMPH bit while  $f_{IH}$  is selected as  $f_{CLK}$  after a reset ends (before  $f_{CLK}$  is switched to  $f_{MX}$ ).
- **5.** Although the maximum system clock frequency is 24 MHz, the maximum frequency of the X1 oscillator is 20 MHz.


Remark fx: X1 clock frequency

### (4) One-count mode operation

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <2> Timer count register 0n (TCR0n) holds the initial value until start trigger generation.
- <3> Rising edge of the TI0n input is detected.

input and that of the count clock (fmck).

- <4> On start trigger detection, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and count starts.
- <5> When the TCR0n register counts down and its count value is 0000H, INTTM0n is generated and the value of the TCR0n register becomes FFFFH and counting stops



Remark The timing is shown in Figure 6-25 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fmck cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI0n input. The error per one period occurs be the asynchronous between the period of the TI0n

#### 6.8.4 Operation as input pulse interval measurement

The count value can be captured at the TI0n valid edge and the interval of the pulse input to TI0n can be measured. In addition, the count value can be captured by using software operation (TS0n = 1) as a capture trigger while the TE0n bit is set to 1.

The pulse interval can be calculated by the following expression.

TI0n input pulse interval = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

**Caution** The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of timer mode register 0n (TMR0n), so an error of up to one operating clock cycle occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TCR0n register counts up from 0000H in synchronization with the count clock.

When the TI0n pin input valid edge is detected, the count value of the TCR0n register is transferred (captured) to timer data register 0n (TDR0n) and, at the same time, the TCR0n register is cleared to 0000H, and the INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STS0n2 to STS0n0 bits of the TMR0n register to 001B to use the valid edges of Tl0n as a start trigger and a capture trigger.

selection CK01 Operation clock<sup>Note</sup> Timer counter Interrupt Interrupt signal Clock register 0n (TCR0n) controller (INTTM0n) CKOO TNFEN0n selection Noise Edge TI0n pin filter detection Timer data register 0n (TDR0n) rigger TS0n

Figure 6-50. Block Diagram of Operation as Input Pulse Interval Measurement

Note When channels 1 and 3, the clock can be selected from CK00, CK01, CK02, and CK03.

Remark n: Channel number (n = 0 to 7)

### 6.8.5 Operation as input signal high-/low-level width measurement

By starting counting at one edge of the TI0n pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TI0n can be measured. The signal width of TI0n can be calculated by the following expression.

Signal width of TI0n input = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

**Caution** The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of timer mode register 0n (TMR0n), so an error equivalent to one operation clock occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TE0n bit is set to 1 and the Tl0n pin start edge detection wait status is set.

When the TI0n pin input start edge (rising edge of the TI0n pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TI0n pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register 0n (TDR0n) and, at the same time, INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCR0n register stops at the value "value transferred to the TDR0n register + 1", and the TI0n pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the TI0n pin is to be measured can be selected by using the CIS0n1 and CIS0n0 bits of the TMR0n register.

Because this function is used to measure the signal width of the TI0n pin input, the TS0n bit cannot be set to 1 while the TE0n bit is 1.

CISOn1, CISOn0 of TMR0n register = 10B: Low-level width is measured.

CIS0n1, CIS0n0 of TMR0n register = 11B: High-level width is measured.

(a) Timer mode register 0p, mq (TMR0p, TMR0q) 15 14 13 12 10 6 0 TMR0p CKS0p1 CKS0p0 CCS0p M/S STS0p2 STS0p1 STS0p0 CIS0p1 CIS0p0 MD0p3 MD0p2 MD0p1 MD0p0 1/0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 15 14 13 12 10 9 8 7 6 5 4 3 2 0 11 TMR0q STS0q2 STS0q1 CKS0a1 CKS0a0 CCS0c M/S STS0a0 CIS0a1 CIS0q0 MD0q3 MD0a2 MD0q1 MD0q0 1/0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Operation mode of channel p, q 100B: One-count mode Start trigger during operation 1: Trigger input is valid. Selection of TI0p and TI0q pins input edge 00B: Sets 00B because these are not used. Start trigger selection 100B: Selects INTTM0n of master channel. Setting of MASTERmn bit (Channel 2, 4, 6) 0: Independent channel operation. Setting of SPLITmn bit (Channel 1, 3) 0: 16-bit timer Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CK00 as operation clock of channel p, q.

Figure 6-75. Example of Set Contents of Registers
When Multiple PWM Output Function (Slave Channel) Is Used (output two types of PWMs)

### (b) Timer output register 0 (TO0)

TO0 Bit q Bit p

TO0q TO0p

1/0 1/0

0: Outputs 0 from TO0p or TO0q.

10B: Selects CK01 as operation clock of channel p, q.

\* Make the same setting as master channel.

1: Outputs 1 from TO0p or TO0q.

## (c) Timer output enable register 0 (TOE0)

TOE0 TOE

Bit q	Bit p
TOE0q	TOE0p
1/0	1/0

- 0: Stops the TO0p or TO0q output operation by counting operation.
- 1: Enables the TO0p or TO0q output operation by counting operation.

## (d) Timer output level register 0 (TOL0)

TOL0

Bit q	Bit p
TOL0q	TOL0p
1/0	1/0

- 0: Positive logic output (active-high)
- 1: Negative logic output (active-low)

## (e) Timer output mode register 0 (TOM0)

ТОМО

Bit q	Bit p
TOM0q	ТОМ0р
1	1

1: Sets the slave channel output mode.

Note TMR02, TMR04, TMR06: MASTER0n bit TMR01, TMR03: SPLIT0n bit TMR05. TMR07: 0 fixed

**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2, 4) p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are consecutive integers greater than n)

#### 10.6.3 Software trigger mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts (until all four channels are finished).
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status.
  When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

<1> ADCE is set to 1. ADCE is cleared to 0.<8> ADCS is cleared <7> ADCE ADCS is overwritten <2>ADCS is set to 1 while in the A hardware trigger is <6> The trigge with 1 during A/D to 0 during A/D generated (and ignored). The trigger conversion standby status. conversion operation conversion operation. owledge ADCS <5> ADS is rewritten during A/D conversion operation ANIO to ANI3 ANI1 to ANI3 ADS Conversion is interrupted and re <3> Conversion is interrupted and restarts <3> A/D Stop Data: Stop Data ( Data 0 (ANI0) Data 1 (ANI1) Data 0 (ANI0) Data 0 Data 1 (ANIO) (ANI1) Data 1 (ANI1) Data 1 (ANI1) conversion (ANI1) (ANI2) (ANI3) (ANI1 (ANI2 (ANI3 (ANI2 (ANI3) status ADCR Data 0 (ANI0) Data 2 (ANI2) Data 1 (ANI1) Data 0 (ANIO) ADCRE INTAD

The interrupt is generated four times.


The interrupt is generated four times

Figure 10-19. Example of Software Trigger Mode (Scan Mode, Sequential Conversion Mode) Operation Timing

The interrupt is generated four times

#### 10.7.5 Setting up test mode

Figure 10-33. Setting up Test Mode




**Note** Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

**Caution** For details about how to test the A/D converter, see 21.3.7 A/D test function.



## (2) Operation procedure

Figure 11-64. Initial Setting Procedure for Slave Transmission/Reception



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

#### (1) Register setting


Figure 11-102. Example of Contents of Registers for Data Transmission of Simplified I<sup>2</sup>C (IIC00, IIC01, IIC11, IIC20)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.




(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and

RXEmn bits, during data transmission/reception.



(c) Serial data register mn (SDRmn) ... During data transmission/reception, valid only lower 8-bits (SIOr)




(d) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	1	1	O/1 Note 2	CKOm0 0/1 Note 2	0	0	0	0	SOm3 Note 1 O/1 Note 3	SOm2 Note 1	SOm1 Note 2 O/1 Note 3	SOm0 0/1 Note 3

(e) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 Note 1	SOEm2 Note 1	SOEm1 Note 2	SOEm0

(f) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception.



Notes 1. Provided only in 30-pin product serial array unit 0.

- 2. Only for 20, 24-pin product
- 3. The values may change during operation, depending on the communication data.
- 4. Because the setting is completed by address field transmission, setting is not required.

Remarks 1. m: Unit number, n: Channel number (mn = 00, 01, 03, 10), r: IIC number (r = 00, 01, 11, 20)

2. : Setting is fixed in the IIC master transmission mode, : Setting disabled (set to the initial value) ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode) 0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-9. Format of IICA Control Register 01 (IICCTL01) (2/2)

CLD0	Detection of SCLA0 pin level (valid only when IICE0 = 1)					
0	The SCLA0 pin was detected at low level.					
1	The SCLA0 pin was detected at high level.					
Condition f	or clearing (CLD0 = 0)	Condition for setting (CLD0 = 1)				
When the SCLA0 pin is at low level When IICE0 = 0 (operation stop) Reset		When the SCLA0 pin is at high level				

DAD0	Detection of SDAA0 pin level (valid only when IICE0 = 1)				
0	The SDAA0 pin was detected at low level.				
1	The SDAA0 pin was detected at high level.				
Condition f	or clearing (DAD0 = 0)	Condition for setting (DAD0 = 1)			
When the SDAA0 pin is at low level When IICE0 = 0 (operation stop) Reset		When the SDAA0 pin is at high level			

SMC0	Operation mode switching	
0	Operates in standard mode (fastest transfer rate: 100 kbps).	
1	Operates in fast mode (fastest transfer rate: 400 kbps).	

DFC0	Digital filter operation control					
0	Digital filter off.					
1	Digital filter on.					
Use the dig	Use the digital filter in fast mode.					
In fast mod	In fast mode, the transfer clock does not vary, regardless of the DFC0 bit being set (1) or cleared (0).					
The digital	The digital filter is used for noise elimination in fast mode.					

Ī	PRS0	Control of the IICA operation clock (fMCK)		
Ī	0	Selects fclk (1 MHz ≤ fclk ≤ 20 MHz)		
Ī	1	Selects fclk/2 (20 MHz < fclk)		

Cautions 1. The fastest operation frequency of IICA operation clock (fmck) is 20 MHz (Max.). When only the fmck exceeds 20 MHz, set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to 1.

2. Note the minimum fclk operation frequency when setting the transfer clock.

The minimum  $f_{CLK}$  operation frequency for serial interface IICA is determined according to the mode.

Fast mode: fclk = 3.5 MHz (min.) Normal mode: fclk = 1 MHz (min.)

Remark IICE0: Bit 7 of IICA control register 00 (IICCTL00)

## 14.4 Operation of DMA Controller

### 14.4.1 Operation procedure

- <1> The DMA controller is enabled to operate when DENn = 1. Before writing the other registers, be sure to set the DENn bit to 1. Use 80H to write with an 8-bit manipulation instruction.
- <2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to DMA SFR address register n (DSAn), DMA RAM address register n (DRAn), DMA byte count register n (DBCn), and DMA mode control register n (DMCn).
- <3> The DMA controller waits for a DMA trigger when DSTn = 1. Use 81H to write with an 8-bit manipulation
- <4> When a software trigger (STGn) or a start source trigger specified by the IFCn3 to IFCn0 bits is input, a DMA transfer is started.
- <5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0, and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
- <6> Stop the operation of the DMA controller by clearing the DENn bit to 0 when the DMA controller is not used.




Figure 14-6. Operation Procedure

**Remark** n: DMA channel number (n = 0, 1)

### 15.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when the interrupt request is acknowledged, a reset signal is generated, or an instruction is executed.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, IF2L, and IF2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers, and the IF2L and IF2H registers are combined to form 16-bit registers IF0, IF1, and IF2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 15-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L) (20-, 24-pin product)

Address: FFFE0H After reset: 00H R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	DMAIF1 <sup>Note</sup>	DMAIF0 <sup>Note</sup>	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
Address: FFF	Address: FFFE1H After reset: 00H R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	TMIF01	TMIF00	IICAIF0	DMAIF1	MIF01H	SREIF0	SRIF0 CSIIF01 <sup>Note</sup> IICIF01 <sup>Note</sup>	STIF0 CSIIF00 IICIF00 <sup>Note</sup>
Address: FFFE2H After reset: 00H R/W  Symbol 7 <6> <5> <4> <3> <2> <1> <0>								
•								
IF1L	0	FLIF	MDIF	KRIF	TMKAIF	ADIF	TMIF03	TMIF02

XXIFXX	Interrupt request flag	
0	No interrupt request signal is generated	
1	Interrupt request is generated, interrupt request status	

Note Provided in the R5F102 products only.

(Cautions are listed on the next page)




Figure 18-5. Procedure for Checking Reset Source

<R> The flow described above is an example of the procedure for checking.

## 20.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in Figure 20-1.

■ N-ch Internal reset signal Voltage detection level selector Controller  $V_{\text{LVDH}}$ Selector VLVDL/VLVD INTLVI Reference voltage source Option byte (000C1H) LVIS1, LVIS0 LVIF LVIOMSK LVISEN LVIMD LVILV Option byte (000C1H) Voltage detection Voltage detection VPOC2 to VPOC0 register (LVIM) level register (LVIS) Internal bus

Figure 20-1. Block Diagram of Voltage Detector

## 20.3 Registers Controlling Voltage Detector


The voltage detector is controlled by the following registers.

- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)

### 24.1.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 24-1. Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART.

#### 24.1.2 Communication mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: 1 M, 500k, 250 k, 115.2 kbps

Figure 24-2. Communication with Dedicated Flash Memory Programmer



- Notes 1. When using E1 on-chip debugging emulator.
  - 2. When using PG-FP5 or FL-PR5.
  - 3. Connect the REGC pin to ground via a capacitor (0.47 to 1  $\mu$ F) (30-pin products only).

<R>

<R>

<R>

<R>

## CHAPTER 28 ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

- <R> This chapter describes the following electrical specifications.
  - Target products A: Consumer applications  $T_A = -40 \text{ to } +85^{\circ}\text{C}$

R5F102xxAxx, R5F103xxAxx


- D: Industrial applications T<sub>A</sub> = -40 to +85°C R5F102xxDxx, R5F103xxDxx
- G: Industrial applications when  $T_A = -40$  to  $+105^{\circ}$ C products is used in the range of  $T_A = -40$  to  $+85^{\circ}$ C R5F102xxGxx
- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.


<R>


## 30.3 30-pin products

R5F102AAASP, R5F102A9ASP, R5F102A8ASP, R5F102A7ASP R5F103AAASP, R5F103A9ASP, R5F103A8ASP, R5F103A7ASP R5F102AADSP, R5F102A9DSP, R5F102A8DSP, R5F102A7DSP R5F103AADSP, R5F103A9DSP, R5F103A8DSP, R5F103A7DSP R5F102AAGSP, R5F102A9GSP, R5F102A8GSP, R5F102A7GSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18	








## NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.



ITEM	MILLIMETERS
Α	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3°+5°
Т	0.25
U	0.6±0.15

©2012 Renesas Electronics Corporation. All rights reserved.