

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10277dna-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10277dna-u0</a>

**Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-1 Correspondence Between Address Values and Block Numbers in Flash Memory.**



(For the R5F1026A and R5F1027A)

Correspondence between the address values and block numbers in the flash memory are shown below.

**Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory**

Address Value	Block Number	product			
00000H to 003FFH	00H	R5F10x66			
00400H to 007FFH	01H				
00800H to 00BFFH	02H	R5F10x67			
00C00H to 00FFFH	03H				
01000H to 013FFH	04H	R5F10x68			
01400H to 017FFH	05H				
01800H to 01BFFH	06H				
01C00H to 01FFFH	07H				
02000H to 023FFH	08H	R5F10x69			
02400H to 027FFH	09H				
02800H to 02BFFH	0AH				
02C00H to 02FFFH	0BH				
03000H to 033FFH	0CH	R5F10x6A			
03400H to 037FFH	0DH				
03800H to 03BFFH	0EH				
03C00H to 03FFFH	0FH				

(x = 2, 3)

### 3.4 Addressing for Processing Data Addresses

#### 3.4.1 Implied addressing


##### [Function]

Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

##### [Operand format]

Implied addressing can be applied only to MULU X.

**Figure 3-20. Outline of Implied Addressing**



#### 3.4.2 Register addressing


##### [Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

##### [Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

**Figure 3-21. Outline of Register Addressing**



### 4.3.6 Port mode control registers (PMCxx)

These registers set the digital I/O or analog input in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Figure 4-6. Format of Port Mode Control Register**

20-, 24-pin products

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMC1	1	1	1	PMC14	PMC13	PMC12	PMC11	PMC10	F0061H	FFH	R/W
PMC4	1	1	1	1	1	PMC42	PMC41	1	F0064H	FFH	R/W

30-pin products


Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMC0	1	1	1	1	1	1	PMC01	PMC00	F0060H	FFH	R/W
PMC12	1	1	1	1	1	1	1	PMC120	F006CH	FFH	R/W
PMC14	PMC147	1	1	1	1	1	1	1	F006EH	FFH	R/W

PMCmn	Pmn pin digital I/O/analog input selection (m = 1, 4, 12, 14; n = 0 to 4, 7)
0	Digital I/O (alternate function other than analog input)
1	Analog input

- Cautions**
1. Use the port mode register m (PMm) to select the input mode for the ports that are set to analog input by using the PMCxx register.
  2. Do not use the analog input channel specification register (ADS) to set the pins that will be set to digital I/O by using the PMCxx register.
  3. Be sure to set bits that are not mounted to their initial values.

Figure 6-3. Internal Block Diagram of Channel of Timer Array Unit

## (a) Channel 0, 2, 4, 6




- Notes**
1. Channels 2, 4, and 6 only
  2. n = 2, 4, 6 only

**Remarks** 1. n = 0, 2, 4, or 6

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

## (b) Channel 1 for 20-pin and 24-pin product




**(3) Operation of TO0n pin in slave channel output mode (TOM0n = 1)****(a) When timer output level register 0 (TOL0) setting has been changed during timer operation**

When the TOL0 register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TO0n pin change condition. Rewriting the TOL0 register does not change the output level of the TO0n pin.

The operation when TOM0n is set to 1 and the value of the TOL0 register is changed while the timer is operating (TE0n = 1) is shown below.

**Figure 6-31. Operation when TOL0 Register Has Been Changed during Timer Operation**



- Remarks 1.** Set: The output signal of the TO0p pin changes from inactive level to active level.  
 Reset: The output signal of the TO0p pin changes from active level to inactive level.
- 2.** n: Channel number (n = 0 to 7)

**(b) Set/reset timing**

To realize 0%/100% output at PWM output, the TO0n pin/TO0n bit set timing at master channel timer interrupt (INTTM0n) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter.

Figure 6-32 shows the set/reset operating statuses where the master/slave channels are set as follows.

Master channel: TOE0n = 1, TOM0n = 0, TOL0n = 0

Slave channel: TOE0p = 1, TOM0p = 1, TOL0p = 0


### 6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start

In the interval timer mode or capture mode, the MD0n0 bit in timer mode register 0n (TMR0n) sets whether or not to generate a timer interrupt at count start.


When MD0n0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTM0n) generation. In the other modes, neither timer interrupt at count operation start nor TO0n output is controlled.

Figure 6-37 shows operation examples when the interval timer mode (TOE0n = 1, TOM0n = 0) is set.

**Figure 6-35. Operation examples of timer interrupt at count operation start and TO0n output**  
(a) When MD0n0 is set to 1



(b) When MD0n0 is set to 0



When MD0n0 is set to 1, a timer interrupt (INTTM0n) is output at count operation start, and TO0n performs a toggle operation.

When MD0n0 is set to 0, a timer interrupt (INTTM0n) is not output at count operation start, and TO0n does not change either. After counting one cycle, INTTM0n is output and TO0n performs a toggle operation.

**Remark** n: Channel number (n = 0 to 7)

#### 6.8.4 Operation as input pulse interval measurement

The count value can be captured at the TI0n valid edge and the interval of the pulse input to TI0n can be measured. In addition, the count value can be captured by using software operation (TS0n = 1) as a capture trigger while the TE0n bit is set to 1.

The pulse interval can be calculated by the following expression.

$$\text{TI0n input pulse interval} = \text{Period of count clock} \times ((10000\text{H} \times \text{TSR0n: OVF}) + (\text{Capture value of TDR0n} + 1))$$

**Caution** The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of timer mode register 0n (TMR0n), so an error of up to one operating clock cycle occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TCR0n register counts up from 0000H in synchronization with the count clock.


When the TI0n pin input valid edge is detected, the count value of the TCR0n register is transferred (captured) to timer data register 0n (TDR0n) and, at the same time, the TCR0n register is cleared to 0000H, and the INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STS0n2 to STS0n0 bits of the TMR0n register to 001B to use the valid edges of TI0n as a start trigger and a capture trigger.

**Figure 6-50. Block Diagram of Operation as Input Pulse Interval Measurement**



**Note** When channels 1 and 3, the clock can be selected from CK00, CK01, CK02, and CK03.

**Remark** n: Channel number (n = 0 to 7)



### 6.9.2 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock period  
 Duty factor [%] = {Set value of TDR0p (slave)} / {Set value of TDR0n (master) + 1} × 100  
 0% output: Set value of TDR0p (slave) = 0000H  
 100% output: Set value of TDR0p (slave) ≥ {Set value of TDR0n (master) + 1}

**Remark** Although the duty factor exceeds 100% if the set value of TDR0p (slave) > (set value of TDR0n (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, an interrupt (INTTM0n) is output, the value set to timer data register 0n (TDR0n) is loaded to timer count register 0n (TCR0n), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTM0n is output, the value of the TDR0n register is loaded again to the TCR0n register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TT0n) of timer channel stop register 0 (TT0) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TO0p) cycle.

The slave channel operates in one-count mode. By using INTTM0n from the master channel as a start trigger, the TCR0p register loads the value of the TDR0p register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTM0p and waits until the next start trigger (INTTM0n from the master channel) is generated.

If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TO0p) duty.

PWM output (TO0p) goes to the active level one clock after the master channel generates INTTM0n and goes to the inactive level when the TCR0p register of the slave channel becomes 0000H.

**Caution** To rewrite both timer data register 0n (TDR0n) of the master channel and the TDR0p register of the slave channel, a write access is necessary two times. The timing at which the values of the TDR0n and TDR0p registers are loaded to the TCR0n and TCR0p registers is upon occurrence of INTTM0n of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTM0n of the master channel, the TO0p pin cannot output the expected waveform. To rewrite both the TDR0n register of the master and the TDR0p register of the slave, therefore, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel.

**Remark** n: Channel number (n = 0, 2, 4, 6)  
 p: Slave channel number (n < p ≤ 7)

### 11.3.15 Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for CSI or simplified I<sup>2</sup>C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, after synchronization is performed with the operation clock (f<sub>MCK</sub>) of the target channel, 2-clock match detection is performed. When the noise filter is disabled, only synchronization is performed with the operation clock (f<sub>MCK</sub>) of the target channel.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the NFEN0 register to 00H.

**Figure 11-22. Format of Noise Filter Enable Register 0 (NFEN0)**

Address: F0070H    After reset: 00H    R/W

Symbol	7	6	5	4	3	2	1	0
NFEN0	0	0	0	SNFEN20 <sup>Note</sup>	0	SNFEN10 <sup>Note</sup>	0	SNFEN00


SNFEN20	Use of noise filter of RxD2 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN20 bit to 1 to use the RxD2 pin. Clear the SNFEN20 bit to 0 to use other than the RxD2 pin.	

SNFEN10	Use of noise filter of RxD1 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN10 bit to 1 to use the RxD1 pin. Clear the SNFEN10 bit to 0 to use the other than RxD1 pin.	

SNFEN00	Use of noise filter of RxD0 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN00 bit to 1 to use the RxD0 pin. Clear the SNFEN00 bit to 0 to use the other than RxD0 pin.	

**Note**        30-pin product only.


**Caution**    Be sure to clear bits 7 to 1 for 20- or 24-pin products, and bits 7 to 5, 3, and 1 for 30-pin products to "0".

**Figure 11-43. Procedure for Stopping Master Transmission/Reception**


## (2) Processing flow

Figure 11-106. Timing Chart of Data Reception

## (a) When starting data reception



## (b) When receiving last data



**Remark** m: Unit number, n: Channel number (mn = 00, 01, 03, 10), r: IIC number (r = 00, 01, 11, 20)


### 14.5.2 Consecutive capturing of A/D conversion results

A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.

- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of A/D is specified by IFC13 to IFC10 = 0001B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 10-bit A/D conversion result register (ADCR) to 512 bytes of FFCE0H to FFEDFH of RAM.

**Remark** IFC13 to IFC10: Bits 3 to 0 of DMA mode control registers 1 (DMC1)

**Figure 14-8. Example of Setting of Consecutively Capturing A/D Conversion Results**



**Note** The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for details, refer to **14.5.5 Forced termination by software**).

## 15.4 Interrupt Servicing Operations

### 15.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 15-5 below.

For the interrupt request acknowledgment timing, see **Figures 15-11** and **15-12**.

**Table 15-5. Time from Generation of Maskable Interrupt Until Servicing**

	Minimum Time	Maximum Time <sup>Note</sup>
Servicing time	9 clocks	16 clocks

**Note** Maximum time does not apply when an instruction from the internal RAM area is executed.

**Remark** 1 clock:  $1/f_{CLK}$  ( $f_{CLK}$ : CPU clock)


If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 15-10 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.

**Figure 17-3. STOP Mode Release by Interrupt Request Generation (2/2)****(2) When high-speed system clock (X1 oscillation) is used as CPU clock**


**Notes** 1. For details of the standby release signal, see **Figure 15-1 Basic Configuration of Interrupt Function**.

2. STOP mode release time

Supply of the clock is stopped: 18  $\mu$ s to "whichever is longer 65  $\mu$ s and the oscillation stabilization time (set by OSTS)"

Wait

- When vectored interrupt servicing is carried out: 10 to 11 clocks
- When vectored interrupt servicing is not carried out: 4 to 5 clocks

**(3) When high-speed system clock (external clock input) is used as CPU clock**

**Notes** 1. For details of the standby release signal, see **Figure 15-1**.

2. STOP mode release time

Supply of the clock is stopped: 18  $\mu$ s to 65  $\mu$ s

Wait

- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

**Caution** To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.

**Remarks** 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.  
2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

- Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.)
- 2.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

**(5) During communication at same potential (simplified I<sup>2</sup>C mode)**

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	HS (high-speed main) Mode LS (low-speed main) Mode		Unit
			MIN.	MAX.	
SCLr clock frequency	$f_{SCL}$	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$		400 <sup>Note 1</sup>	kHz
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$		300 <sup>Note 1</sup>	kHz
Hold time when SCLr = "L"	$t_{LOW}$	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$	1150		ns
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$	1550		ns
Hold time when SCLr = "H"	$t_{HIGH}$	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$	1150		ns
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$	1550		ns
Data setup time (reception)	$t_{SU:DAT}$	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$	$1/f_{MCK} + 145$ <sup>Note 2</sup>		ns
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$	$1/f_{MCK} + 230$ <sup>Note 2</sup>		ns
Data hold time (transmission)	$t_{HD:DAT}$	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$	0	355	ns
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ , $C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$	0	405	ns

- Notes 1.** The value must also be equal to or less than  $f_{MCK}/4$ .
- 2.** Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

**Caution** Select the N-ch open drain output ( $V_{DD}$  tolerance) mode for SDAr by using port output mode register h (POMh).

(Remarks are listed on the next page.)



**(3) Peripheral functions (Common to all products)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	$I_{FIL}$ <sup>Note 1</sup>				0.20		$\mu\text{A}$
12-bit interval timer operating current	$I_{TMKA}$ <sup>Notes 1, 2, 3</sup>				0.02		$\mu\text{A}$
Watchdog timer operating current	$I_{WDT}$ <sup>Notes 1, 2, 4</sup>	$f_{IL} = 15\text{ kHz}$			0.22		$\mu\text{A}$
A/D converter operating current	$I_{ADC}$ <sup>Notes 1, 5</sup>	When conversion at maximum speed	Normal mode, $AV_{REFP} = V_{DD} = 5.0\text{ V}$		1.30	1.70	mA
			Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$		0.50	0.70	mA
A/D converter reference voltage operating current	$I_{ADREF}$ <sup>Note 1</sup>				75.0		$\mu\text{A}$
Temperature sensor operating current	$I_{TMPS}$ <sup>Note 1</sup>				75.0		$\mu\text{A}$
LVD operating current	$I_{LVD}$ <sup>Notes 1, 6</sup>				0.08		$\mu\text{A}$
Self-programming operating current	$I_{FSP}$ <sup>Notes 1, 8</sup>				2.00	12.20	mA
BGO operating current	$I_{BGO}$ <sup>Notes 1, 7</sup>				2.00	12.20	mA
SNOOZE operating current	$I_{SNOZ}$ <sup>Note 1</sup>	ADC operation	The mode is performed <sup>Note 9</sup>		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$		1.20	2.04	mA
		CSI/UART operation			0.70	1.54	mA

**Notes** 1. Current flowing to the  $V_{DD}$ .




2. When high speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$ , and  $I_{FIL}$  and  $I_{TMKA}$  when the 12-bit interval timer operates.4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{WDT}$  when the watchdog timer operates.5. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{ADC}$  when the A/D converter operates in an operation mode or the HALT mode.6. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{LVD}$  when the LVD circuit operates.


7. Current flowing only during data flash rewrite.

8. Current flowing only during self programming.


9. For shift time to the SNOOZE mode, see **17.3.3 SNOOZE mode**.**Remarks** 1.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency2. Temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

**Minimum Instruction Execution Time during Main System Clock Operation****AC Timing Test Point****External Main System Clock Timing**

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) =  $AV_{REFM}$  (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}$ <sup>Note 3</sup>, Reference voltage (–) =  $AV_{REFM}$   
<sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8			bit
Conversion time	$t_{CONV}$	8-bit resolution	17		39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	EZS	8-bit resolution			$\pm 0.60$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution			$\pm 2.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution			$\pm 1.0$	LSB
Analog input voltage	$V_{AIN}$		0		$V_{BGR}$ <sup>Note 3</sup>	V

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **29.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

(15/17)

Edition	Description	Chapter
0.03	Addition of description to 13.4.4 Multiply-accumulation (signed) operation	CHAPTER 13 MULTIPLIER AND DIVIDER/MULTIPLY ACCUMULATOR
	Change of Figure 13-9. Timing Diagram of Multiply-Accumulation (signed) Operation	
	Change of description in 14.2 (2) DMA RAM address register n (DRAn)	CHAPTER 14 DMA CONTROLLER
	Addition of description to Figure 14-4. Format of DMA Mode Control Register n (DMCn)	
	Addition of 14.5 Example of Setting of DMA Controller	
	Addition of 14.6 Cautions on Using DMA Controller	
	Addition of 30-pin products to Figure 15-8. Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0)	CHAPTER 15 INTERRUPT FUNCTION
	Addition of value to Figure 17-2. Format of Oscillation Stabilization Time Select Register (OSTS)	CHAPTER 17 STANDBY FUNCTION
	Addition of description to Table 17-1. Operating Statuses in HALT Mode to Table 17-3. Operating Statuses in SNOOZE Mode	
	Addition of note in Figure 17-3. HALT Mode Release by Interrupt Request Generation to Figure 17-6. STOP Mode Release by Reset	
	Change of value and hardware name in Table 18-2. Hardware Statuses After Reset Acknowledgment	CHAPTER 18 RESET FUNCTION
	Addition of name and value of note 2 to Table 18-2. Hardware Statuses After Reset Acknowledgment (3/3)	
	Addition of note to Figure 19-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	CHAPTER 19 POWERON-RESET CIRCUIT
	Change of value in Figure 19-3. Example of Software Processing After Reset Release	CHAPTER 20 VOLTAGE DETECTOR
	Deletion of description of (c) Interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1)	
	Addition of note to Figure 20-2. Format of Voltage Detection Register (LVIM)	
	Change of note 1 to Figure 20-3. Format of Voltage Detection Level Select Register (LVIS)	
	Change of Table 20-1. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H)	
	Change of description in 20.4.1 When used as reset mode to 20.4.3 When used as interrupt and reset mode	
	Change of Figure 20-4. Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1) to Figure 20-6. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0)	
	Change of Figure 20-8. Delay from the time LVD reset source is generated until the time LVD reset has been generated or released	
	Change of all	
	Change of Table 22-1. Regulator Output Voltage Conditions	CHAPTER 21 SAFETY FUNCTIONS
	Deletion of description of 23.1.1 (2) 000C1H	CHAPTER 22 REGULATOR
	Change of description in Figure 23-2. Format of User Option Byte (000C1H) and Figure 23-3. Format of Option Byte (000C2H)	
	Change of setting value in 23.4 Setting of Option Byte	
	Addition of description to 24.1.2 Communication mode	CHAPTER 23 OPTION BYTE
	Change of description in Table 24-2. Pin Connection	
	Change of description in 24.2.2 Communication mode	
	Addition of description to 24.4.1 Data flash overview	
	Change of description in 24.5.2 Flash memory programming mode	
	Addition of 24.5.5 Description of signature data	
	Change of description in (2) Self programming of Table 24-12. Security Setting in Each Programming Mode	
	Addition of description to 24.7.1 Flash shield window function	
	Change of description in Figure 24-14. Setting and changing of the flash shield window function and relations with commands	
	Change of Figure 25-1. Connection Example of E1 On-chip Debugging Emulator and RL78/G12	CHAPTER 24 FLASH MEMORY
		CHAPTER 25 ON- CHIP DEBUG FUNCTION