

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	32-SDIP (0.400", 10.16mm)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/st7fli49mk1b6">https://www.e-xfl.com/product-detail/stmicroelectronics/st7fli49mk1b6</a>

## List of figures

Figure 1.	ST7LITE49M general block diagram	13
Figure 2.	32-pin SDIP package pinout	14
Figure 3.	32-pin LQFP 7x7 package pinout	14
Figure 4.	ST7LITE49M memory map	17
Figure 5.	Typical ICC interface	22
Figure 6.	EEPROM block diagram	24
Figure 7.	Data EEPROM programming flowchart	25
Figure 8.	Data EEPROM write operation	26
Figure 9.	Data EEPROM programming cycle	27
Figure 10.	CPU registers	28
Figure 11.	Stack manipulation example	32
Figure 12.	Clock switching	35
Figure 13.	Clock management block diagram	35
Figure 14.	Reset sequence phases	38
Figure 15.	Reset block diagram	39
Figure 16.	Reset sequences	40
Figure 17.	Low voltage detector vs reset	42
Figure 18.	Reset and supply management block diagram	42
Figure 19.	Using the AVD to monitor VDD	43
Figure 20.	Interrupt processing flowchart	49
Figure 21.	Priority decision process	50
Figure 22.	Concurrent interrupt management	52
Figure 23.	Nested interrupt management	52
Figure 24.	Power saving mode transitions	57
Figure 25.	Slow mode clock transition	58
Figure 26.	Wait mode flowchart	59
Figure 27.	Active-halt timing overview	60
Figure 28.	Active-halt mode flowchart	61
Figure 29.	Halt timing overview	62
Figure 30.	Halt mode flowchart	62
Figure 31.	AWUFH mode block diagram	63
Figure 32.	AWUF Halt timing diagram	64
Figure 33.	AWUFH mode flowchart	65
Figure 34.	I/O port general block diagram	70
Figure 35.	Interrupt I/O port state transitions	72
Figure 36.	Watchdog block diagram	75
Figure 37.	Single timer mode (ENCNTR2=0)	79
Figure 38.	Dual timer mode (ENCNTR2=1)	79
Figure 39.	PWM polarity inversion	81
Figure 40.	PWM function	81
Figure 41.	PWM signal from 0% to 100% duty cycle	82
Figure 42.	Dead time generation	83
Figure 43.	ST7LITE49M block diagram of break function	84
Figure 44.	Block diagram of output compare mode (single timer)	85
Figure 45.	Block diagram of input capture mode	85
Figure 46.	Input capture timing diagram	86
Figure 47.	Long range input capture block diagram	86
Figure 48.	Long range input capture timing diagram	88

Figure 49.	Block diagram of One-pulse mode . . . . .	90
Figure 50.	One-pulse mode and PWM timing diagram . . . . .	90
Figure 51.	Dynamic DCR2/3 update in One-pulse mode . . . . .	91
Figure 52.	Force overflow timing diagram . . . . .	91
Figure 53.	Lite timer 2 block diagram . . . . .	102
Figure 54.	Input capture timing diagram . . . . .	103
Figure 55.	I <sup>2</sup> C bus protocol . . . . .	109
Figure 56.	I <sup>2</sup> C interface block diagram . . . . .	110
Figure 57.	Transfer sequencing . . . . .	115
Figure 58.	Event flags and interrupt generation . . . . .	116
Figure 59.	ADC block diagram . . . . .	126
Figure 60.	Pin loading conditions . . . . .	139
Figure 61.	Pin input voltage . . . . .	140
Figure 62.	fCPU maximum operating frequency versus VDD supply voltage . . . . .	142
Figure 63.	Frequency vs voltage at four different ambient temperatures (RC at 5 V) . . . . .	145
Figure 64.	Frequency vs voltage at four different ambient temperatures (RC at 3.3 V) . . . . .	145
Figure 65.	Accuracy in % vs voltage at 4 different ambient temperatures (RC at 5 V) . . . . .	146
Figure 66.	Accuracy in % vs voltage at 4 different ambient temperatures (RC at 3.3 V) . . . . .	146
Figure 67.	Typical IDD in Run mode vs. fCPU . . . . .	148
Figure 68.	Typical IDD in WFI vs. fCPU . . . . .	148
Figure 69.	Typical IDD in slow mode vs. fCPU . . . . .	148
Figure 70.	Typical IDD in Slow-wait mode vs. fCPU . . . . .	149
Figure 71.	Typical IDD vs. temperature at VDD = 5 V and fCPU = 8 MHz . . . . .	149
Figure 72.	Typical application with an external clock source . . . . .	152
Figure 73.	Typical application with a crystal or ceramic resonator . . . . .	154
Figure 74.	Two typical applications with unused I/O pin . . . . .	159
Figure 75.	R <sub>pu</sub> resistance versus voltage at four different temperatures . . . . .	159
Figure 76.	I <sub>pu</sub> current versus voltage at four different temperatures . . . . .	159
Figure 77.	Typical VOL at VDD = 2.4 V (standard) . . . . .	161
Figure 78.	Typical VOL at VDD = 3 V (standard) . . . . .	161
Figure 79.	Typical VOL at VDD = 5 V (standard) . . . . .	161
Figure 80.	Typical VOL at VDD = 2.4 V (high sink) . . . . .	162
Figure 81.	Typical VOL at VDD = 3 V (high sink) . . . . .	162
Figure 82.	Typical VOL at VDD = 5 V (high sink) . . . . .	162
Figure 83.	Typical VOL vs. VDD at I <sub>IO</sub> = 2 mA (standard) . . . . .	163
Figure 84.	Typical VOL vs. VDD at I <sub>IO</sub> = 4 mA (standard) . . . . .	163
Figure 85.	Typical VOL vs VDD at I <sub>IO</sub> = 2 mA (high sink) . . . . .	163
Figure 86.	Typical VOL vs VDD at I <sub>IO</sub> = 8 mA (high sink) . . . . .	164
Figure 87.	Typical VOL vs VDD at I <sub>IO</sub> = 12 mA (high sink) . . . . .	164
Figure 88.	Typical VDD-VOH vs. IIO at VDD = 2.4 V (high sink) . . . . .	164
Figure 89.	Typical VDD-VOH vs. IIO at VDD = 3 V (high sink) . . . . .	165
Figure 90.	Typical VDD-VOH vs. IIO at VDD = 5 V (high sink) . . . . .	165
Figure 91.	Typical VDD-VOH vs. IIO at VDD = 2.4 V (standard) . . . . .	166
Figure 92.	Typical VDD-VOH vs. IIO at VDD = 3 V (standard) . . . . .	166
Figure 93.	Typical VDD-VOH vs. IIO at VDD = 5 V (standard) . . . . .	166
Figure 94.	Typical VDD-VOH vs. V <sub>DD</sub> at IIO = 2 mA (high sink) . . . . .	167
Figure 95.	Typical VDD-VOH vs. VDD at IIO = 4 mA (high sink) . . . . .	167
Figure 96.	RESET pin protection when LVD is enabled . . . . .	169
Figure 97.	RESET pin protection when LVD is disabled . . . . .	170
Figure 98.	Typical application with ADC . . . . .	171
Figure 99.	ADC accuracy characteristics . . . . .	172

**Caution:** When the ST7 is unprogrammed or fully erased, the Flash is blank and the reset vector is not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behavior.


The 256 CPU clock cycle delay allows the oscillator to stabilize and ensures that recovery has taken place from the reset state. The shorter or longer clock cycle delay is automatically selected depending on the clock source chosen by option byte.

The reset vector fetch phase duration is 2 clock cycles.

Table 7. CPU clock delay during reset sequence

Clock source	CPU clock cycle delay
Internal RC 8 MHz oscillator	4096
Internal RC 32 kHz oscillator	256
External clock (connected to CLKIN/PB1 pin)	4096
External crystal/ceramic oscillator (connected to OSC1/OSC2 pins)	4096
External crystal/ceramic 1-16 MHz oscillator	4096
External crystal/ceramic 32 kHz oscillator	256

Figure 14. Reset sequence phases



## 8 Interrupts

### 8.1 Introduction

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
  - Up to 4 software programmable nesting levels
  - 13 interrupt vectors fixed by hardware
  - 2 non maskable events: RESET, TRAP

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory mapping (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

### 8.2 Masking and processing flow

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see [Table 14](#)). The processing flow is shown in [Figure 20](#).

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to interrupt mapping table for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

*Note: As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.*

## 8.5 Description of interrupt registers

### 8.5.1 CPU CC register interrupt bits

Reset value: 111x 1010(xAh)

7							0
1	1	I1	H	I0	N	Z	C
Read/write							

Bits 5, 3 = **I1, I0** *Software interrupt priority bits*

These two bits indicate the current interrupt software priority (see [Table 15](#)).

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see [Table 17: Dedicated interrupt instruction set](#)).

TRAP and RESET events can interrupt a level 3 program.

**Table 15. Setting the interrupt software priority**

Interrupt software priority	Level	I1	I0
Level 0 (main)	Low ↓ High	1	0
Level 1		0	1
Level 2			0
Level 3 (= interrupt disable*)		1	1

### 8.5.2 Interrupt software priority registers (ISPRx)

All ISPRx register bits are read/write except bit 7:4 of **ISPR3** which are read only.

Reset value: 1111 1111 (FFh)

7							0	
ISPR0	I1_3	I0_3	I1_2	I0_2	I1_1	I0_1	I1_0	I0_0
ISPR1	I1_7	I0_7	I1_6	I0_6	I1_5	I0_5	I1_4	I0_4
ISPR2	I1_11	I0_11	I1_10	I0_10	I1_9	I0_9	I1_8	I0_8
ISPR3	1	1	1	1	1	1	I1_12	I0_12

ISPRx registers contain the interrupt software priority of each interrupt vector. Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers to define its software priority. This correspondence is shown in [Table 16](#).

Each I1\_x and I0\_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.

### 8.5.3 External interrupt control register (EICR)

Reset value: 0000 0000 (00h)

7								0
0	0	IS21	IS20	IS11	IS10	IS01	IS00	
Read/write								

Bits 7:6 = Reserved, must be kept cleared.

Bits 5:4 = **IS2[1:0]** *ei2 sensitivity bits*

These bits define the interrupt sensitivity for ei2 (Port C) according to [Table 19](#).

Bits 3:2 = **IS1[1:0]** *ei1 sensitivity bits*

These bits define the interrupt sensitivity for ei1 (Port B) according to [Table 19](#).

Bits 1:0 = **IS0[1:0]** *ei0 sensitivity bits*

These bits define the interrupt sensitivity for ei0 (Port A) according to [Table 19](#).

- Note:**
- 1 These 8 bits can be written only when the I bit in the CC register is set.
  - 2 Changing the sensitivity of a particular external interrupt clears this pending interrupt. This can be used to clear unwanted pending interrupts. Refer to [Section : External interrupt function](#).

**Table 19. Interrupt sensitivity bits**

ISx1	ISx0	External interrupt sensitivity
0	0	Falling edge & low level
0	1	Rising edge only
1	0	Falling edge only
1	1	Rising and falling edge

### Spurious interrupts

When enabling/disabling an external interrupt by setting/resetting the related OR register bit, a spurious interrupt is generated if the pin level is low and its edge sensitivity includes falling/rising edge. This is due to the edge detector input which is switched to '1' when the external interrupt is disabled by the OR register.

To avoid this unwanted interrupt, a "safe" edge sensitivity (rising edge for enabling and falling edge for disabling) has to be selected before changing the OR register bit and configuring the appropriate sensitivity again.

**Caution:** In case a pin level change occurs during these operations (asynchronous signal input), as interrupts are generated according to the current sensitivity, it is advised to disable all interrupts before and to reenale them after the complete previous sequence in order to avoid an external interrupt occurring on the unwanted edge.

This corresponds to the following steps:

- a) Set the interrupt mask with the SIM instruction (in cases where a pin level change could occur)
  - b) Select rising edge
  - c) Enable the external interrupt through the OR register
  - d) Select the desired sensitivity if different from rising edge
  - e) Reset the interrupt mask with the RIM instruction (in cases where a pin level change could occur)
2. To disable an external interrupt:
- a) Set the interrupt mask with the SIM instruction SIM (in cases where a pin level change could occur)
  - b) Select falling edge
  - c) Disable the external interrupt through the OR register
  - d) Select rising edge
  - e) Reset the interrupt mask with the RIM instruction (in cases where a pin level change could occur)

### 10.2.2 Output modes

Setting the DDRx bit selects output mode. Writing to the DR bits applies a digital value to the I/O through the latch. Reading the DR bits returns the previously stored value.

If an OR bit is available, different output modes can be selected by software: push-pull or open-drain. Refer to I/O Port Implementation section for configuration.

**Table 23. DR value and output pin status**

DR	Push-pull	Open-drain
0	V <sub>OL</sub>	V <sub>OL</sub>
1	V <sub>OH</sub>	Floating



### 11.1.6 Register description

#### Control register (WDGCR)

Reset value: 0111 1111 (7Fh)

7							0
WDGA	T6	T5	T4	T3	T2	T1	T0
Read/Write							

Bit 7 = **WDGA** Activation bit

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

*Note:* This bit is not used if the hardware watchdog option is enabled by option byte.

Bits 6:0 = **T[6:0]** 7-bit timer (MSB to LSB)

These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

**Table 34. Watchdog timer register mapping and reset values**

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0033h	WDGCR Reset value	WDGA 0	T6 1	T5 1	T4 1	T3 1	T2 1	T1 1	T0 1

## 11.2 Dual 12-bit autoreload timer

### 11.2.1 Introduction


The 12-bit autoreload timer can be used for general-purpose timing functions. It is based on one or two free-running 12-bit upcounters with an input capture register and four PWM output channels. There are 7 external pins:

- Four PWM outputs
- ATIC/LTIC pins for the input capture function
- BREAK pin for forcing a break condition on the PWM outputs

### 11.2.2 Main features

- Single timer or dual timer mode with two 12-bit upcounters (CNTR1/CNTR2) and two 12-bit autoreload registers (ATR1/ATR2)
- Maskable overflow interrupts
- PWM mode
  - Generation of four independent PWMx signals
  - Dead time generation for Half bridge driving mode with programmable dead time
  - Frequency 2 kHz - 4 MHz (@ 8 MHz  $f_{CPU}$ )
  - Programmable duty-cycles
  - Polarity control
  - Programmable output modes
- Output Compare mode
- Input Capture mode
  - 12-bit input capture register (ATICR)
  - Triggered by rising and falling edges
  - Maskable IC interrupt
  - Long range input capture
- Internal/external break control
- Flexible clock control
- One-pulse mode on PWM2/3
- Force update

Figure 51. Dynamic DCR2/3 update in One-pulse mode




### Force update

In order not to wait for the counter<sub>x</sub> overflow to load the value into active DCR<sub>x</sub> registers, a programmable counter<sub>x</sub> overflow is provided. For both counters, a separate bit is provided which when set, make the counters start with the overflow value, i.e. FFFh. After overflow, the counters start counting from their respective auto reload register values.

These bits are  $FORCE1$  and  $FORCE2$  in the  $ATCSR2$  register.  $FORCE1$  is used to force an overflow on Counter 1 and,  $FORCE2$  is used for Counter 2. These bits are set by software and reset by hardware after the respective counter overflow event has occurred.

This feature can be used at any time. All related features such as PWM generation, output compare, input capture, One-pulse (refer to [Figure 51: Dynamic DCR2/3 update in One-pulse mode](#)) etc. can be used this way.

Figure 52. Force overflow timing diagram



**Bit 1= *TRAN2* Transfer enable2 bit**

This bit is read/write by software, cleared by hardware after each completed transfer and set by hardware after reset. It controls the transfers on CNTR2.

It allows the value of the Preload DCRx registers to be transferred to the Active DCRx registers after the next overflow event.

The OPx bits are transferred to the shadow OPx bits in the same way.

- Note:*
- 1 *DCR2/3 transfer will be controlled using this bit if ENCNTR2 bit is set.*
  - 2 *This bit must not be reset by software*

**Bit 0 = *TRAN1* Transfer enable 1 bit**

This bit is read/write by software, cleared by hardware after each completed transfer and set by hardware after reset. It controls the transfers on CNTR1. It allows the value of the Preload DCRx registers to be transferred to the Active DCRx registers after the next overflow event.

The OPx bits are transferred to the shadow OPx bits in the same way.

- Note:*
- 1 *DCR0,1 transfers are always controlled using this bit.*
  - 2 *DCR2/3 transfer will be controlled using this bit if ENCNTR2 is reset.*
  - 3 *This bit must not be reset by software*

**Autoreload register 2 (ATR2H)**

Reset value: 0000 0000 (00h)

15							8
0	0	0	0	ATR11	ATR10	ATR9	ATR8
Read/write							

**Autoreload register (ATR2L)**

Reset value: 0000 0000 (00h)

7							0
ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0
Read/write							

Bits 11:0 = **ATR2[11:0]** Autoreload register 2

This is a 12-bit register which is written by software. The ATR2 register value is automatically loaded into the upcounter CNTR2 when an overflow of CNTR2 occurs. The register value is used to set the PWM2/PWM3 frequency when ENCNTR2 is set.

**I<sup>2</sup>C status register 1 (I2CSR1)**

Reset value: 0000 0000 (00h)

7							0
EVF	ADD10	TRA	BUSY	BTF	ADSL	M/SL	SB
Read Only							

**Bit 7 = EVF** *Event flag*

This bit is set by hardware as soon as an event occurs. It is cleared by software reading SR2 register in case of error event or as described in [Figure 57](#). It is also cleared by hardware when the interface is disabled (PE=0).

0: No event

1: One of the following events has occurred:

- BTF=1 (byte received or transmitted)
- ADSL=1 (Address matched in Slave mode while ACK=1)
- SB=1 (Start condition generated in Master mode)
- AF=1 (No acknowledge received after byte transmission)
- STOPF=1 (Stop condition detected in Slave mode)
- ARLO=1 (Arbitration lost in Master mode)
- BERR=1 (Bus error, misplaced Start or Stop condition detected)
- ADD10=1 (Master has sent header byte)
- Address byte successfully transmitted in Master mode.

**Bit 6 = ADD10** *10-bit addressing in Master mode*

This bit is set by hardware when the master has sent the first byte in 10-bit address mode. It is cleared by software reading SR2 register followed by a write in the DR register of the second address byte. It is also cleared by hardware when the peripheral is disabled (PE=0).

0: No ADD10 event occurred.

1: Master has sent first address byte (header)

**Bit 5 = TRA** *Transmitter/Receiver bit*

When BTF is set, TRA=1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware after detection of Stop condition (STOPF=1), loss of bus arbitration (ARLO=1) or when the interface is disabled (PE=0).

0: Data byte received (if BTF=1)

1: Data byte transmitted

**Bit 4 = BUSY** *Bus busy bit*

This bit is set by hardware on detection of a Start condition and cleared by hardware on detection of a Stop condition. It indicates a communication in progress on the bus. The BUSY flag of the I2CSR1 register is cleared if a Bus Error occurs.

0: No communication on the bus

1: Communication ongoing on the bus

## 11.5 10-bit A/D converter (ADC)

### 11.5.1 Introduction

The on-chip analog to digital converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 10 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 10 different sources.

The result of the conversion is stored in a 10-bit data register. The A/D converter is controlled through a control/status register.

### 11.5.2 Main features

- 10-bit conversion
- Up to 10 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in [Figure 59](#).

### 11.5.3 Functional description

#### Analog power supply

$V_{DDA}$  and  $V_{SSA}$  are the high and low level reference voltage pins. In some devices (refer to device pin out description) they are internally connected to the  $V_{DD}$  and  $V_{SS}$  pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

**Data register high (ADCDRH)**

Reset value: xxxx xxxx (xxh)

7							0
D9	D8	D7	D6	D5	D4	D3	D2
Read only							

Bits 7:0 = **D[9:2]** *MSB of analog converted value***ADC control/data register low (ADCDRL)**

Reset value: 0000 00xx (0xh)

7							0
0	0	0	0	SLOW	0	D1	D0
Read/write							

Bits 7:4 = Reserved. Forced by hardware to 0.

Bit 3 = **SLOW** *Slow mode bit*

This bit is set and cleared by software. It is used together with the SPEED bit in the ADCCSR register to configure the ADC clock speed as shown on the table below.

**Table 48. Configuring the ADC clock speed**

$f_{ADC}^{(1)}$	SLOW	SPEED
$f_{CPU}/2$	0	0
$f_{CPU}$	0	1
$f_{CPU}/4$	1	x

1. The maximum allowed value of  $f_{ADC}$  is 4 MHz (see [Section 13.11 on page 170](#))

Bit 2 = Reserved. Forced by hardware to 0.

Bits 1:0 = **D[1:0]** *LSB of analog converted value***Table 49. ADC register mapping and reset values**

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0036h	<b>ADCCSR</b> Reset value	EOC 0	SPEED 0	ADON 0	0 0	CH3 0	CH2 0	CH1 0	CH0 0
0037h	<b>ADCDRH</b> Reset value	D9 x	D8 x	D7 x	D6 x	D5 x	D4 x	D3 x	D2 x
0038h	<b>ADCDRL</b> Reset value	0 0	0 0	0 0	0 0	SLOW 0	0 0	D1 x	D0 x

Figure 65. Accuracy in % vs voltage at 4 different ambient temperatures (RC at 5 V)






Figure 66. Accuracy in % vs voltage at 4 different ambient temperatures (RC at 3.3 V)





**Figure 73. Typical application with a crystal or ceramic resonator**

## 13.7 Memory characteristics

$T_A = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ , unless otherwise specified.

**Table 76. RAM and hardware registers characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{RM}$	Data retention mode <sup>(1)</sup>	Halt mode (or reset)	1.6			V

1. Minimum  $V_{DD}$  supply voltage without losing data stored in RAM (in Halt mode or under reset) or in hardware registers (only in Halt mode). Guaranteed by construction, not tested in production.

**Table 77. Flash program memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD}$	Operating voltage for Flash write/erase	Refer to operating range of $V_{DD}$ with $T_A$ , <a href="#">Section 13.3.1 on page 142</a>	2.4		5.5	V
$t_{prog}$	Programming time for 1~32 bytes <sup>(1)</sup>	$T_A = -40$ to $+125\text{ }^{\circ}\text{C}$		5	10	ms
	Programming time for 4 kbytes	$T_A = +25\text{ }^{\circ}\text{C}$		0.64	1.28	s
$t_{RET}$	Data retention <sup>(2)</sup>	$T_A = +55\text{ }^{\circ}\text{C}$ <sup>(3)</sup>	20			years
$N_{RW}$	Write erase cycles	$T_A = +25\text{ }^{\circ}\text{C}$			10k	cycles
$I_{DD}$	Supply current <sup>(4)</sup>	Read / Write / Erase modes $f_{CPU} = 8\text{ MHz}$ , $V_{DD} = 5.5\text{ V}$			2.6	mA
		No Read/No Write mode			100	$\mu\text{A}$
		Power down mode / Halt		0	0.1	$\mu\text{A}$

- Up to 32 bytes can be programmed at a time.
- Data based on reliability test results and monitored in production.
- The data retention time increases when the  $T_A$  decreases.
- Guaranteed by Design. Not tested in production.

**Table 78. Data EEPROM memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD}$	Operating voltage for EEPROM Write/Erase	Refer to operating range of $V_{DD}$ with $T_A$ , <a href="#">Section 13.3.1 on page 142</a>	2.4		5.5	V
$t_{prog}$	Programming time for 1~32 bytes	$T_A = -40$ to $+125\text{ }^{\circ}\text{C}$		5	10	ms
$t_{ret}$	Data retention <sup>(1)</sup>	$T_A = +55\text{ }^{\circ}\text{C}$ <sup>(2)</sup>	20			years
$N_{RW}$	Write erase cycles	$T_A = +25\text{ }^{\circ}\text{C}$			300k	cycles

- Data based on reliability test results and monitored in production.
- The data retention time increases when the  $T_A$  decreases.

## 14 Device configuration and ordering information

This device is available for production in user programmable version (Flash).

ST7LITE49M XFlash devices are shipped to customers with a default program memory content (FFh).

### 14.1 Option bytes

The two option bytes allow the hardware configuration of the microcontroller to be selected. The option bytes can be accessed only in programming mode (for example using a standard ST7 programming tool).

#### 14.1.1 Option byte 1

Bits 7:6 = **CKSEL[1:0]** *Start-up clock selection.*

These bits are used to select the startup frequency. By default, the internal RC is selected.

**Table 90. Startup clock selection**

Configuration	CKSEL1	CKSEL0
Internal RC as startup clock	0	0
AWU RC as a startup clock	0	1
External crystal/ceramic resonator	1	0
External clock	1	1

Bits 5:4 = Reserved, must always be 1.

Bits 3:2 = **LVD[1:0]** *Low voltage detection selection.*

These option bits enable the low voltage detection block (LVD) with a selected threshold as shown in [Table 91](#).

**Table 91. LVD threshold configuration**

Configuration	VD1	VD0
LVD off (default value)	1	1
Highest voltage threshold	1	0
Medium voltage threshold	0	1
Lowest voltage threshold	0	0

Bit 1 = **WDG SW** *Hardware or software watchdog*

This option bit selects the watchdog type.

0: Hardware (watchdog always enabled)


1: Software (watchdog to be enabled by software)

Bit 0 = **WDG HALT** *Watchdog reset on Halt*

**Table 96. 32-pin plastic dual in-line package, shrink 400-mil width, (mechanical data (continued))**

Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
L	2.54	3.05	3.81	0.1000	0.1201	0.1500
	Number of pins					
N	32					

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 102. 32-pin low profile quad flat package (7x7), package outline****Table 97. 32-pin low profile quad flat package (7x7), package mechanical data**

Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.30	0.37	0.45	0.0118	0.0146	0.0177
C	0.09		0.20	0.0035		0.0079
D		9.00			0.3543	
D1		7.00			0.2756	
E		9.00			0.3543	
E1		7.00			0.2756	
e		0.80			0.0315	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295

**Table 97. 32-pin low profile quad flat package (7x7), package mechanical data**

Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
L1		1.00			0.0394	
	Number of pins					
N	32					

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 15.1 Thermal characteristics

**Table 98. Thermal characteristics**

Symbol	Ratings		Value	Unit
$R_{thJA}$	Package thermal resistance (junction to ambient)	LQFP32 SDIP32	55 58	°C/W
$T_{Jmax}$	Maximum junction temperature <sup>(1)</sup>		150	°C
$P_{Dmax}$	Power dissipation <sup>(2)</sup>		TBD	mW

1. The maximum chip-junction temperature is based on technology characteristics.
2. The maximum power dissipation is obtained from the formula  $P_D = (T_J - T_A) / R_{thJA}$ .  
The power dissipation of an application can be defined by the user with the formula:  $P_D = P_{INT} + P_{PORT}$   
where  $P_{INT}$  is the chip internal power ( $I_{DD} \times V_{DD}$ ) and  $P_{PORT}$  is the port power dissipation depending on the ports used in the application.