

Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	ARM926EJ-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	Keypad, LCD
Ethernet	-
SATA	-
USB	USB 1.x (2)
Voltage - I/O	1.8V, 3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	289-LFBGA
Supplier Device Package	289-MAPBGA (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9328mx21scvkr2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Introduction

devices to be used as primary or secondary non-volatile storage. The on-chip error correction code (ECC) and parity checking circuitry of the NAND Flash controller frees the CPU for other tasks. WLAN, Bluetooth and expansion options are provided through PCMCIA/CF, USB, and MMC/SD host controllers.

The device is packaged in a 289-pin MAPBGA.




Figure 1. i.MX21S Functional Block Diagram

## 1.1 Conventions

This document uses the following conventions:

- OVERBAR is used to indicate a signal that is active when pulled low: for example, RESET.
- Logic level one is a voltage that corresponds to Boolean true (1) state.
- Logic level zero is a voltage that corresponds to Boolean false (0) state.
- To set a bit or bits means to establish logic level one.
- To *clear* a bit or bits means to establish logic level zero.
- A *signal* is an electronic construct whose state conveys or changes in state convey information.
- A pin is an external physical connection. The same pin can be used to connect a number of signals.
- Asserted means that a discrete signal is in active logic state.
  - Active low signals change from logic level one to logic level zero.
  - Active high signals change from logic level zero to logic level one.
- Negated means that an asserted discrete signal changes logic state.
  - Active low signals change from logic level zero to logic level one.
  - Active high signals change from logic level one to logic level zero.

Table 2. i.MX21S Signal Descriptions (Continued)

Signal Name	Function/Notes
UART4_CTS	Clear to Send output signal which is multiplexed with USBH1_TXDP and USBH1_RXDM.
	Serial Audio Port – SSI (configurable to I <sup>2</sup> S protocol and AC97)
SSI1_CLK	Serial clock signal which is output in master or input in slave
SSI1_TXD	Transmit serial data
SSI1_RXD	Receive serial data
SSI1_FS	Frame Sync signal which is output in master and input in slave
SYS_CLK1	SSI1 master clock. Multiplexed with TOUT.
SSI2_CLK	Serial clock signal which is output in master or input in slave.
SSI2_TXD	Transmit serial data signal
SSI2_RXD	Receive serial data
SSI2_FS	Frame Sync signal which is output in master and input in slave.
SYS_CLK2	SSI2 master clock. Multiplexed with TOUT.
SSI3_CLK	Serial clock signal which is output in master or input in slave. Multiplexed with SLCDC2_CLK
SSI3_TXD	Transmit serial data signal which is multiplexed with SLCDC2_CS
SSI3_RXD	Receive serial data which is multiplexed with SLCDC2_RS
SSI3_FS	Frame Sync signal which is output in master and input in slave. Multiplexed with SLCDC2_D0.
SAP_CLK	Serial clock signal which is output in master or input in slave.
SAP_TXD	Transmit serial data
SAP_RXD	Receive serial data
SAP_FS	Frame Sync signal which is output in master and input in slave.
	I <sup>2</sup> C
I2C_CLK	I <sup>2</sup> C Clock
I2C_DATA	I <sup>2</sup> C Data
	1-Wire
OWIRE	1-Wire input and output signal. This signal is multiplexed with JTAG RTCK.
	PWM
PWMO	PWM Output. This signal is multiplexed with PC_SPKOUT of PCMCIA, as well as TOUT2 and TOUT3 of the General Purpose Timer module.
	General Purpose Input/Output
PB[10:21], PF[16]	Dedicated GPIO. When unused, program this signal as an input with the on-chip pull-up resistor enabled.
	Keypad
KP_COL[7:0]	Keypad Column selection signals. KP_COL[7:6] are multiplexed with UART2_CTS and UART2_TXD respectively. Alternatively, KP_COL6 is also available on the internal factory test signal TEST_WB2. The Function Multiplexing Control Register in the System Control chapter must be used in conjunction with programming the GPIO multiplexing (to select the alternate signal multiplexing) to choose which signal KP_COL6 is available.

# 3.5 DPLL Timing Specifications

Parameters of the DPLL are given in Table 11. In this table,  $T_{ref}$  is a reference clock period after the predivider and  $T_{dck}$  is the output double clock period.

**Table 11. DPLL Specifications** 

Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
Reference clock frequency range	Vcc = 1.5V	16	-	320	MHz
Pre-divider output clock frequency range	Vcc = 1.5V	16	_	32	MHz
Double clock frequency range	Vcc = 1.5V	220	-	560	MHz
Pre-divider factor (PD)	-	1	-	16	_
Total multiplication factor (MF)	Includes both integer and fractional parts	5	-	15	_
MF integer part	-	5	-	15	_
MF numerator	Should be less than the denominator	0	-	1022	_
MF denominator	-	1	-	1023	_
Frequency lock-in time after full reset	FOL mode for non-integer MF (does not include pre-multi lock-in time)	350	400	450	T <sub>ref</sub>
Frequency lock-in time after partial reset	FOL mode for non-integer MF (does not include pre-multi lock-in time)	220	280	330	T <sub>ref</sub>
Phase lock-in time after full reset	FPL mode and integer MF (does not include pre-multi lock-in time)	480	530	580	T <sub>ref</sub>
Phase lock-in time after partial reset	FPL mode and integer MF (does not include pre-multi lock-in time)	360	410	460	T <sub>ref</sub>
Frequency jitter (p-p)	-	-	0.02	0.03	2•T <sub>dck</sub>
Phase jitter (p-p)	Integer MF, FPL mode, Vcc=1.7V	_	1.0	1.5	ns
Power dissipation	FOL mode, integer MF, f <sub>dck</sub> = 560 MHz, Vcc = 1.5V	_	1.5	_	mW (Avg)

Ref No.	Parameter	Minimum	Maximum	Unit
1	SPI_RDY to SS output low	2T <sup>1</sup>	-	ns
2	SS output low to first SCLK edge	3⋅Tsclk <sup>2</sup>	-	ns
3	Last SCLK edge to SS output high	2·Tsclk	-	ns
4	SS output high to SPI_RDY low	0	-	ns
5	SS output pulse width	Tsclk + WAIT 3	-	ns
6	SS input low to first SCLK edge	Т	-	ns
7	SS input pulse width	Т	-	ns

Table 14. Timing Parameters for Figure 6 through Figure 10

### 3.9 LCD Controller

This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD controller with various display configurations, refer to the LCD controller chapter of the *i.MX21S* Reference Manual.




Figure 11. SCLK to LD Timing Diagram

**Table 15. LCDC SCLK Timing Parameters** 

Symbol	Parameter	3.0 ±	Unit	
Symbol	Farameter	Minimum	Maximum	Oill
T1	SCLK period	23	2000	ns
T2	Pixel data setup time	11	_	ns
Т3	Pixel data up time	11	-	ns

The pixel clock is equal to LCDC\_CLK / (PCD + 1).

When it is in CSTN, TFT or monochrome mode with bus width = 1, SCLK is equal to the pixel clock.

When it is in monochrome with other bus width settings, SCLK is equal to the pixel clock divided by bus width.

The polarity of SCLK and LD can also be programmed.

Maximum frequency of SCLK is HCLK / 3 for TFT and CSTN, otherwise LD output will be incorrect.

<sup>1.</sup> T = CSPI system clock period (PERCLK2).

<sup>2.</sup> Tsclk = Period of SCLK.

<sup>3.</sup> WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register.

## 3.10 Smart LCD Controller




Figure 15. SLCDC Serial Transfer Timing

# 3.11 Multimedia Card/Secure Digital Host Controller

The DMA interface block controls all data routing between the external data bus (DMA access), internal MMC/SD module data bus, and internal system FIFO access through a dedicated state machine that monitors the status of FIFO content (empty or full), FIFO address, and byte/block counters for the MMC/SD module (inner system) and the application (user programming).




Figure 17. Chip-Select Read Cycle Timing Diagram

Ref	Parameter	1.8	V ± 0.1 V	3.0 V ± 0.3 V		Unit
No.	i arameter	Min	Max	Min	Max	Oilit
1	CLK frequency at Data transfer Mode (PP) <sup>1</sup> —10/30 cards	0	25/5	0	25/5	MHz
2	CLK frequency at Identification Mode <sup>2</sup>	0	400	0	400	kHz
За	Clock high time <sup>1</sup> —10/30 cards	6/33	_	10/50	_	ns
3b	Clock low time <sup>1</sup> —10/30 cards	15/75	_	10/50	_	ns
4a	Clock fall time <sup>1</sup> —10/30 cards	_	10/50 (5.00) <sup>3</sup>	-	10/50	ns
4b	Clock rise time <sup>1</sup> —10/30 cards	_	14/67 (6.67) <sup>3</sup>	-	10/50	ns
5a	Input hold time <sup>3</sup> —10/30 cards	5.7/5.7	_	5/5	_	ns
5b	Input setup time <sup>3</sup> —10/30 cards	5.7/5.7	_	5/5	_	ns
6a	Output hold time <sup>3</sup> —10/30 cards	5.7/5.7	_	5/5	_	ns
6b	Output setup time <sup>3</sup> —10/30 cards	5.7/5.7	_	5/5	_	ns
7	Output delay time <sup>3</sup>	0	16	0	14	ns

<sup>1.</sup>  $C_L \le 100 \text{ pF} / 250 \text{ pF} (10/30 \text{ cards})$ 

<sup>2.</sup>  $C_L \le 250 \text{ pF} (21 \text{ cards})$ 


<sup>3.</sup>  $C_L \le 25 \text{ pF (1 card)}$ 

## 3.11.1 Command Response Timing on MMC/SD Bus

The card identification and card operation conditions timing are processed in open-drain mode. The card response to the host command starts after exactly  $N_{\rm ID}$  clock cycles. For the card address assignment, SET\_RCA is also processed in the open-drain mode. The minimum delay between the host command and card response is NCR clock cycles as illustrated in Figure 18. The symbols for Figure 18 through Figure 22 are defined in Table 22.

	Card Active	Host Active		
Symbol	Definition	Symbol	Definition	
Z	High impedance state	S	Start bit (0)	
D	Data bits	Т	Transmitter bit (Host = 1, Card = 0)	
*	Repetition	Р	One-cycle pull-up (1)	
CRC	Cyclic redundancy check bits (7 bits)	E	End bit (1)	

Table 22. State Signal Parameters for Figure 18 through Figure 22






Figure 18. Timing Diagrams at Identification Mode

After a card receives its RCA, it switches to data transfer mode. As shown on the first diagram in Figure 19, SD\_CMD lines in this mode are driven with push-pull drivers. The command is followed by a period of two Z bits (allowing time for direction switching on the bus) and then by P bits pushed up by the responding card. The other two diagrams show the separating periods  $N_{RC}$  and  $N_{CC}$ .

# 3.15 Synchronous Serial Interface

The transmit and receive sections of the SSI can be synchronous or asynchronous. In synchronous mode, the transmitter and the receiver use a common clock and frame synchronization signal. In asynchronous mode, the transmitter and receiver each have their own clock and frame synchronization signals. Continuous or gated clock mode can be selected. In continuous mode, the clock runs continuously. In gated clock mode, the clock functions only during transmission. The internal and external clock timing diagrams are shown in Figure 34 through Figure 37.

Normal or network mode can also be selected. In normal mode, the SSI functions with one data word of I/O per frame. In network mode, a frame can contain between 2 and 32 data words. Network mode is typically used in star or ring-time division multiplex networks with other processors or codecs, allowing interface to time division multiplexed networks without additional logic. Use of the gated clock is not allowed in network mode. These distinctions result in the basic operating modes that allow the SSI to communicate with a wide variety of devices.

The SSI can be connected to 4 set of ports, SAP, SSI1, SSI2 and SSI3.




Figure 34. SSI Transmitter Internal Clock Timing Diagram

Table 30. SSI to SSI1 Ports Timing Parameters (Continued)

Ref	Parameter	1.8 V ± 0.1 \	± 0.1 V	3.0 V	± 0.3 V	Unit
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
20	(Tx) CK high to FS (bl) low	10.22	17.63	8.82	16.24	ns
21	(Rx) CK high to FS (bl) low	10.79	19.67	9.39	18.28	ns
22	(Tx) CK high to FS (wl) high	10.22	17.63	8.82	16.24	ns
23	(Rx) CK high to FS (wl) high	10.79	19.67	9.39	18.28	ns
24	(Tx) CK high to FS (wl) low	10.22	17.63	8.82	16.24	ns
25	(Rx) CK high to FS (wl) low	10.79	19.67	9.39	18.28	ns
26	(Tx) CK high to STXD valid from high impedance	10.05	15.75	8.66	14.36	ns
27a	(Tx) CK high to STXD high	10.00	15.63	8.61	14.24	ns
27b	(Tx) CK high to STXD low	10.00	15.63	8.61	14.24	ns
28	(Tx) CK high to STXD high impedance	10.05	15.75	8.66	14.36	ns
29	SRXD setup time before (Rx) CK low	0.78	_	0.47	-	ns
30	SRXD hole time after (Rx) CK low	0	_	0	-	ns
	Synchronous Internal C	lock Operatio	n (SSI1 Ports)			
31	SRXD setup before (Tx) CK falling	19.90	_	19.90	_	ns
32	SRXD hold after (Tx) CK falling	0	_	0	_	ns
	Synchronous External C	lock Operatio	n (SSI1 Ports)	)		
33	SRXD setup before (Tx) CK falling	2.59	_	2.28	_	ns
34	SRXD hold after (Tx) CK falling	0	-	0	-	ns

<sup>1.</sup> All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

Table 31. SSI to SSI2 Ports Timing Parameters

Ref	Parameter –	1.8 V ± 0.1 V		3.0 V ± 0.3 V		l locia
No.		Minimum	Maximum	Minimum	Maximum	Unit
Internal Clock Operation <sup>1</sup> (SSI2 Ports)						
1	(Tx/Rx) CK clock period <sup>1</sup>	90.91	_	90.91	_	ns
2	(Tx) CK high to FS (bl) high	0.01	0.15	0.01	0.15	ns
3	(Rx) CK high to FS (bl) high	-0.21	0.05	-0.21	0.05	ns
4	(Tx) CK high to FS (bl) low	0.01	0.15	0.01	0.15	ns
5	(Rx) CK high to FS (bl) low	-0.21	0.05	-0.21	0.05	ns
6	(Tx) CK high to FS (wl) high	0.01	0.15	0.01	0.15	ns
7	(Rx) CK high to FS (wl) high	-0.21	0.05	-0.21	0.05	ns
8	(Tx) CK high to FS (wl) low	0.01	0.15	0.01	0.15	ns
9	(Rx) CK high to FS (wl) low	-0.21	0.05	-0.21	0.05	ns
10	(Tx) CK high to STXD valid from high impedance	0.34	0.72	0.34	0.72	ns

#### MC9328MX21S Technical Data, Rev. 1.3

46 Freescale Semiconductor

**Table 32. SSI to SSI3 Ports Timing Parameters** 

Ref	Dovementor	1.8 V	± 0.1 V	3.0 V ± 0.3 V		Unit
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
	Internal Clock Ope	eration <sup>1</sup> (SSI3	Ports)			
1	(Tx/Rx) CK clock period <sup>1</sup>	90.91	_	90.91	_	ns
2	(Tx) CK high to FS (bl) high	-2.09	-0.66	-2.09	-0.66	ns
3	(Rx) CK high to FS (bl) high	-2.74	-0.84	-2.74	-0.84	ns
4	(Tx) CK high to FS (bl) low	-2.09	-0.66	-2.09	-0.66	ns
5	(Rx) CK high to FS (bl) low	-2.74	-0.84	-2.74	-0.84	ns
6	(Tx) CK high to FS (wl) high	-2.09	-0.66	-2.09	-0.66	ns
7	(Rx) CK high to FS (wl) high	-2.74	-0.84	-2.74	-0.84	ns
8	(Tx) CK high to FS (wl) low	-2.09	-0.66	-2.09	-0.66	ns
9	(Rx) CK high to FS (wl) low	-2.74	-0.84	-2.74	-0.84	ns
10	(Tx) CK high to STXD valid from high impedance	-1.73	-0.26	-1.73	-0.26	ns
11a	(Tx) CK high to STXD high	-2.87	-0.80	-2.87	-0.80	ns
11b	(Tx) CK high to STXD low	-2.87	-0.80	-2.87	-0.80	ns
12	(Tx) CK high to STXD high impedance	-1.73	-0.26	-1.73	-0.26	ns
13	SRXD setup time before (Rx) CK low	22.77	-	22.77	-	ns
14	SRXD hold time after (Rx) CK low	0	-	0	-	ns
	External Clock Op	eration (SSI3	Ports)			
15	(Tx/Rx) CK clock period <sup>1</sup>	90.91	_	90.91	_	ns
16	(Tx/Rx) CK clock high period	36.36	-	36.36	-	ns
17	(Tx/Rx) CK clock low period	36.36	_	36.36	_	ns
18	(Tx) CK high to FS (bl) high	9.62	17.10	7.90	15.61	ns
19	(Rx) CK high to FS (bl) high	10.30	19.54	8.58	18.05	ns
20	(Tx) CK high to FS (bl) low	9.62	17.10	7.90	15.61	ns
21	(Rx) CK high to FS (bl) low	10.30	19.54	8.58	18.05	ns
22	(Tx) CK high to FS (wl) high	9.62	17.10	7.90	15.61	ns
23	(Rx) CK high to FS (wl) high	10.30	19.54	8.58	18.05	ns
24	(Tx) CK high to FS (wl) low	9.62	17.10	7.90	15.61	ns
25	(Rx) CK high to FS (wl) low	10.30	19.54	8.58	18.05	ns
26	(Tx) CK high to STXD valid from high impedance	9.02	16.46	7.29	14.97	ns
27a	(Tx) CK high to STXD high	8.48	15.32	6.75	13.83	ns
27b	(Tx) CK high to STXD low	8.48	15.32	6.75	13.83	ns

MC9328MX21S Technical Data, Rev. 1.3

48 Freescale Semiconductor

### 3.17 USB On-The-Go

Four types of data transfer modes exist for the USB module: control transfers, bulk transfers, isochronous transfers and interrupt transfers. From the perspective of the USB module, the interrupt transfer type is identical to the bulk data transfer mode, and no additional hardware is supplied to support it. This section covers the transfer modes and how they work from the ground up.

Data moves across the USB in packets. Groups of packets are combined to form data transfers. The same packet transfer mechanism applies to bulk, interrupt, and control transfers. Isochronous data is also moved in the form of packets, but because isochronous pipes are given a fixed portion of the USB bandwidth at all times, there is no end-of-transfer.




Figure 42. USB Timing Diagram for Data Transfer to USB Transceiver (TX)


Table 35. USB Timing Parameters for Data Transfer to USB Transceiver (TX)

Ref	Parameter	3.0 V	Unit	
No.	r at afficien	Minimum	Maximum	
1	t <sub>OEB_TXDP</sub> ; USBD_OE active to USBD_TXDP low	83.14	83.47	ns
2	t <sub>OEB_TXDM</sub> ; USBD_OE active to USBD_TXDM high	81.55	81.98	ns
3	t <sub>TXDP_OEB</sub> ; USBD_TXDP high to USBD_OE deactivated	83.54	83.8	ns
4	t <sub>TXDM_OEB</sub> ; USBD_TXDM low to USBD_OE deactivated (includes SE0)	248.9	249.13	ns
5	t <sub>FEOPT</sub> ; SE0 interval of EOP	160	175	ns
6	t <sub>PERIOD</sub> ; Data transfer rate	11.97	12.03	Mb/s

**Table 38. EIM Bus Timing Parameters** 

Ref No.	Parameter	1.8 \	1.8 V ± 0.1 V		$\textbf{3.0 V} \pm \textbf{0.3 V}$		1.8 V ± 0.1 V	Unit
		Min	Typical	Max	Min	Typical	Max	
1a	Clock fall to address valid	3.97	6.02	9.89	3.83	5.89	9.79	ns
1b	Clock fall to address invalid	3.93	6.00	9.86	3.81	5.86	9.76	ns
2a	Clock fall to chip-select valid	3.47	5.59	8.62	3.30	5.09	8.45	ns
2b	Clock fall to chip-select invalid	3.39	5.09	8.27	3.15	4.85	8.03	ns
За	Clock fall to Read (Write) Valid	3.51	5.56	8.79	3.39	5.39	8.51	ns
3b	Clock fall to Read (Write) Invalid	3.59	5.37	9.14	3.36	5.20	8.50	ns
4a	Clock <sup>1</sup> rise to Output Enable Valid	3.62	5.49	8.98	3.46	5.33	9.02	ns
4b	Clock <sup>1</sup> rise to Output Enable Invalid	3.70	5.61	9.26	3.46	5.37	8.81	ns
4c	Clock <sup>1</sup> fall to Output Enable Valid	3.60	5.48	8.77	3.44	5.30	8.88	ns
4d	Clock <sup>1</sup> fall to Output Enable Invalid	3.69	5.62	9.12	3.42	5.36	8.60	ns
5a	Clock <sup>1</sup> rise to Enable Bytes Valid	3.69	5.46	8.71	3.46	5.25	8.54	ns
5b	Clock <sup>1</sup> rise to Enable Bytes Invalid	4.64	5.47	8.70	3.46	5.25	8.54	ns
5c	Clock <sup>1</sup> fall to Enable Bytes Valid	3.52	5.06	8.39	3.41	5.18	8.36	ns
5d	Clock <sup>1</sup> fall to Enable Bytes Invalid	3.50	5.05	8.27	3.41	5.18	8.36	ns
6a	Clock <sup>1</sup> fall to Load Burst Address Valid	3.65	5.28	8.69	3.30	5.23	8.81	ns
6b	Clock <sup>1</sup> fall to Load Burst Address Invalid	3.65	5.67	9.36	3.41	5.43	9.13	ns
6c	Clock <sup>1</sup> rise to Load Burst Address Invalid	3.66	5.69	9.48	3.33	5.47	9.25	ns
7a	Clock <sup>1</sup> rise to Burst Clock rise	3.50	5.22	8.42	3.26	4.99	8.19	ns
7b	Clock <sup>1</sup> rise to Burst Clock fall	3.49	5.19	8.30	3.31	5.03	8.17	ns
7c	Clock <sup>1</sup> fall to Burst Clock rise	3.50	5.22	8.39	3.26	4.98	8.15	ns
7d	Clock <sup>1</sup> fall to Burst Clock fall	3.49	5.19	8.29	3.31	5.02	8.12	ns
8a	Read Data setup time	4.54	_	_	4.54	_	-	ns
8b	Read Data hold time	0.5	_	_	0.5	_	-	ns
9a	Clock <sup>1</sup> rise to Write Data Valid	4.13	5.86	9.16	3.95	6.36	10.31	ns
9b	Clock <sup>1</sup> fall to Write Data Invalid	4.10	5.79	9.15	4.04	6.27	9.16	ns
9c	Clock <sup>1</sup> rise to Write Data Invalid	4.02	5.81	9.37	4.22	5.29	9.24	ns
10a	DTACK setup time	2.65	4.63	8.40	2.64	4.61	8.41	ns
11	Burst Clock (BCLK) cycle time	15	_	_	15	_	_	ns

<sup>1.</sup> Clock refers to the system clock signal, HCLK, generated from the System DPLL







Figure 48. WSC = 1, OEA = 1, A.WORD/E.HALF






Figure 52. WSC = 3, OEA = 4, A.WORD/E.HALF

Note: Signals listed with lower case letters are internal to the device.





Figure 53. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF






Figure 54. WSC = 3, OEN = 2, A.WORD/E.HALF

Note: Signals listed with lower case letters are internal to the device.




Figure 59. WSC = 2, WWS = 1, WEA = 1, WEN = 2, EDC = 1, A.HALF/E.HALF





Figure 61. WSC = 3, CSA = 1, A.HALF/E.HALF






Figure 66. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.HALF

# 3.19 DTACK Mode Memory Access Timing Diagrams

When enabled, the DTACK input signal is used to externally terminate a data transfer. For DTACK enabled operations, a bus time-out monitor generates a bus error when an external bus cycle is not terminated by the DTACK input signal after 1024 HCLK clock cycles have elapsed, where HCLK is the internal system clock driven from the PLL module. For a 133 MHz HCLK setting, this time equates to 7.7 µs. Refer to the Section 3.5, "DPLL Timing Specifications" for more information on how to generate different HCLK frequencies.

There are two modes of operation for the DTACK input signal: rising edge detection or level sensitive detection with a programmable insensitivity time. DTACK is only used during external asynchronous data transfers, thus the SYNC bit in the chip select control registers must be cleared.

During edge detection mode, the EIM will terminate an external data transfer following the detection of the DTACK signal's rising edge, so long as it occurs within the 1024 HCLK cycle time. Edge detection mode is used for devices that follow the PCMCIA standard. Note that DTACK rising edge detection mode can only be used for  $\overline{CS}[5]$  operations. To configure  $\overline{CS}[5]$  for DTACK rising edge detection, the following bits must be programmed in the Chip Select 5 Control Register and EIM Configuration Register:

- WSC bit field set to 0x3F and CSA (or CSN) set to 1 or greater in the Chip Select 5 Control Register
- AGE bit set in the EIM Configuration Register

Other bits such as DSZ, OEA, OEN, and so on, may be set according to system and timing requirements of the external device. The requirement of setting CSA or CSN is required to allow the EIM to wait for the rising edge of DTACK during back-to-back external transfers, such as during DMA transfers or an internal 32-bit access through an external 16-bit data port.

During level sensitive detection, the EIM will first hold off sampling the DTACK signal for at least 2 HCLK cycles, and up to 5 HCLK cycles as programmed by the DCT bits in the Chip Select Control Register. After this insensitivity time, the EIM will sample DTACK and if it detects that DTACK is logic high, it will continue the data transfer at the programmed number of wait states. However, if the EIM detects that DTACK is logic low, it will wait until DTACK goes to logic high to continue the access, so long as this occurs within the 1024 HCLK cycle time. If at anytime during an external data transfer DTACK goes to logic low, the EIM will wait until DTACK returns to logic high to resume the data transfer. Level detection is often used for asynchronous devices such graphic controller chips. Level detection may be used with any chip select except CS[4] as it is multiplexed with the DTACK signal. To configure a chip select for DTACK level sensitive detection, the following bits must be programmed in the Chip Select Control Register and EIM Configuration Register:

- EW bit set, WSC set to > 1, and CSN set to < 3 in the Chip Select Control Register
- BCD/DCT set to desired "insensitivity time" in the Chip Select Control Register. The "insensitivity time" is dictated by the external device's timing requirements.
- AGE bit cleared in the EIM Configuration Register

Other bits such as DSZ, OEA, OEN, and so on, may be set according to system and timing requirements of the external device.

The waveforms in the following section provide examples of the DTACK signal operation.