

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

EXF

Product Status	Active
Core Processor	ARM926EJ-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	Keypad, LCD
Ethernet	-
SATA	-
USB	USB 1.x (2)
Voltage - I/O	1.8V, 3.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	289-LFBGA
Supplier Device Package	289-PBGA (17x17)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9328mx21svm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

devices to be used as primary or secondary non-volatile storage. The on-chip error correction code (ECC) and parity checking circuitry of the NAND Flash controller frees the CPU for other tasks. WLAN, Bluetooth and expansion options are provided through PCMCIA/CF, USB, and MMC/SD host controllers.

The device is packaged in a 289-pin MAPBGA.



Figure 1. i.MX21S Functional Block Diagram

1.1 Conventions

This document uses the following conventions:

- $\overline{\text{OVERBAR}}$ is used to indicate a signal that is active when pulled low: for example, $\overline{\text{RESET}}$.
- Logic level one is a voltage that corresponds to Boolean true (1) state.
- Logic level zero is a voltage that corresponds to Boolean false (0) state.
- To set a bit or bits means to establish logic level one.
- To *clear* a bit or bits means to establish logic level zero.
- A *signal* is an electronic construct whose state conveys or changes in state convey information.
- A *pin* is an external physical connection. The same pin can be used to connect a number of signals.
- Asserted means that a discrete signal is in active logic state.
 - Active low signals change from logic level one to logic level zero.
 - Active high signals change from logic level zero to logic level one.
- *Negated* means that an asserted discrete signal changes logic state.
 - Active low signals change from logic level zero to logic level one.
 - Active high signals change from logic level one to logic level zero.

Table 2	i.MX21S	Signal	Descrip	tions
		orginar	Deserip	lions

Signal Name	Function/Notes
	External Bus/Chip Select (EIM)
A [25:0]	Address bus signals
D [31:0]	Data bus signals
EB0	MSB Byte Strobe—Active low external enable byte signal that controls D [31:24], shared with SDRAM DQM0.
EB1	Byte Strobe—Active low external enable byte signal that controls D [23:16], shared with SDRAM DQM1.
EB2	Byte Strobe—Active low external enable byte signal that controls D [15:8], shared with SDRAM DQM2 and PCMCIA PC_REG.
EB3	LSB Byte Strobe—Active low external enable byte signal that controls D [7:0], shared with SDRAM DQM3 and PCMCIA PC_IORD.
OE	Memory Output Enable—Active low output enables external data bus, shared with PCMCIA PC_IOWR.
<u>CS</u> [5:0]	Chip Select—The chip select signals \overline{CS} [3:2] are multiplexed with \overline{CSD} [1:0] and are selected by the Function Multiplexing Control Register (FMCR) in the System Control chapter. By default \overline{CSD} [1:0] is selected. DTACK is multiplexed with $\overline{CS4}$.
ECB	Active low input signal sent by flash device to the EIM whenever the flash device must terminate an on- going burst sequence and initiate a new (long first access) burst sequence.
LBA	Active low signal sent by flash device causing the external burst device to latch the starting burst address.
BCLK	Clock signal sent to external synchronous memories (such as burst flash) during burst mode.
RW	RW signal—Indicates whether external access is a read (high) or write (low) cycle. This signal is also shared with the PCMCIA PC_WE.
DTACK	DTACK signal—External input data acknowledge signal, multiplexed with CS4.
	Bootstrap
BOOT [3:0]	System Boot Mode Select—The operational system boot mode upon system reset is determined by the settings of these pins. To hardwire these inputs low, terminate with a 1 K Ω resister to ground. For a logic high, terminate with a 1 K Ω resistor to VDDA. Do not change the state of these inputs after power-up. Boot 3 should always be tied to logic low.
	SDRAM Controller
SDBA [4:0]	SDRAM non-interleave mode bank address signals. These signals are multiplexed with address signals A[20:16].
SDIBA [3:0]	SDRAM interleave addressing mode bank address signals. These signals are multiplexed with address signals A[24:21].
MA [11:0]	SDRAM address signals. MA[9:0] are multiplexed with address signals A[10:1].
DQM [3:0]	SDRAM data qualifier mask multiplexed with $\overline{\text{EB}}[3:0]$. DQM3 corresponds to D[31:24], DQM2 corresponds to D[23:16], DQM1 corresponds to D[15:8], and DQM0 corresponds to D[7:0].
CSD0	SDRAM Chip Select signal. This signal is multiplexed with the $\overline{CS2}$ signal. This signal is selectable by programming the Function Multiplexing Control Register in the System Control chapter.
CSD1	SDRAM Chip Select signal. This signal is multiplexed with the $\overline{CS3}$ signal. This signal is selectable by programming the Function Multiplexing Control Register in the System Control chapter.
RAS	SDRAM Row Address Select signal.

Table 2. i.MX21S Signal Descriptions (Continued)

Signal Name	Function/Notes						
CAS	SDRAM Column Address Select signal						
SDWE	SDRAM Write Enable signal						
SDCKE0	SDRAM Clock Enable 0						
SDCKE1	SDRAM Clock Enable 1						
SDCLK	SDRAM Clock						
	Clocks and Resets						
EXTAL26M	Crystal input (26MHz), or a 16 MHz to 32 MHz oscillator (or square-wave) input when the internal oscillator circuit is shut down. When using an external signal source, feed this input with a square wave signal switching from GND to VDDA.						
XTAL26M	Oscillator output to external crystal. When using an external signal source, float this output.						
EXTAL32K	32 kHz or 32.768 kHz crystal input. When using an external signal source, feed this input with a square wave signal switching from GND to QVDD5.						
XTAL32K	Oscillator output to external crystal. When using an external signal source, float this output.						
CLKO	Clock Out signal selected from internal clock signals. Please refer to clock controller for internal clock selection.						
EXT_48M	This is a special factory test signal. To ensure proper operation, connect this signal to ground.						
EXT_266M	This is a special factory test signal. To ensure proper operation, connect this signal to ground.						
RESET_IN	Master Reset—External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module, SDRAMC module, and the clock control module) are reset.						
RESET_OUT	Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out.						
POR	Power On Reset—Active low Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event.						
CLKMODE[1:0]	These are special factory test signals. To ensure proper operation, leave these signals as no connects.						
OSC26M_TEST	This is a special factory test signal. To ensure proper operation, leave this signal as a no connect.						
TEST_WB[2:0]	These are special factory test signals. However, these signals are also multiplexed with GPIO PORT E as well as alternate keypad signals. If not using these signals for GPIO functions or for other multiplexed functions, then configure as GPIO input with pull-up enabled, and leave as a no connect.						
TEST_WB[4:3]	These are special factory test signals. To ensure proper operation, leave these signals as no connects.						
WKGD	Battery indicator input used to qualify the walk-up process. Also multiplexed with TIN.						
For termination	JTAG recommendations, see the Table " <i>JTAG pinouts</i> " in the <i>Multi-ICE[®] User Guide</i> from ARM [®] Limited.						
TRST	Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller.						
TDO	Serial Output for test instructions and data. Changes on the falling edge of TCK.						
TDI	Serial Input for test instructions and data. Sampled on the rising edge of TCK.						
ТСК	Test Clock to synchronize test logic and control register access through the JTAG port.						
TMS	Test Mode Select to sequence the JTAG test controller's state machine. Sampled on the rising edge of TCK.						
JTAG_CTRL	JTAG Controller select signal—JTAG_CTRL is sampled during the rising edge of TRST. Must be pulled to logic high for proper JTAG interface to debugger. Pulling JTAG_CRTL low is for internal test purposes only.						

MC9328MX21S Technical Data, Rev. 1.3

Parameter	Symbol	Test Conditions	Min	Typ ¹	Max	Units
Low-level output current, fast I/O	I _{OL_F}	V_{out} =0.2NVDD1 DSCR ² = 000 DSCR = 001 DSCR = 011 DSCR = 111	3.5 4.5 5.5 6.5	-	-	mA
Schmitt trigger Positive-input threshold	V _T +	-	-	-	2.15	V
Schmitt trigger Negative-input threshold	V _T -		0.75	-	-	V
Hysteresis	V _{HYS}	-	-	0.3	-	V
Input leakage current (no pull-up or pull- down)	l _{in}	V _{in} = 0 or NVDD	-	_	±1	μA
I/O leakage current	I _{OZ}	V _{I/O} = NVDD or 0 I/O = High impedance state	_	-	±5	μA

Table 5. DC Characteristics (Continued)

1. Data labeled Typical is not guaranteed, but is intended as an indication of the IC's potential performance.

2. For DSCR definition refer to the System Control chapter in the reference manual.

Table 6 shows the input and output capacitance for the device.

Table 6. Input/Output Capacitance

Parameter	Symbol	Min	Тур	Max	Units
Input capacitance	Ci	-	-	5	pF
Output capacitance	Co	-	-	5	pF

Table 7 shows the power consumption for the device.

Table 7. Power Consumption

ID	Parameter	Conditions	Symbol	Тур	Max	Units
1	Run Current	QVDD = QVDDX = 1.65 V, NVDD1 = 1.8 V.	I _{QVDD} + I _{QVDDX}	120	_	mA
		NVDD2 through NVDD6 = VDDA = 3.1V. Core = 266 MHz, System = 133 MHz. MPEG4 Playback (QVGA) from MMC/SD card, 30fps, 44.1kHz audio.	I _{NVDD1}	8	-	mA
			I _{NVDD2} through I _{NVDD6} + I _{VDDA}	6.6	-	mA
2	Sleep Current Standby current with Well Biasing System enabled.		I _{STBY}			
	Well Bias Control Register (WBCR) must be set as follows: WBCR: CRM_WBS bits = 01 CRM_WBFA bit = 1 CRM_WBM bits = 001 CRM_SPA_SEL bit = 1 FMCR bit = 1 For WBCR definition refer to System Control Chapter in the reference manual.	$QVDD = QVDDX = 1.65V, TA^1$	-	3.0	mA	
		$QVDD = QVDDX = 1.65V, 25^{\circ}$	-	700	μA	
		QVDD = QVDDX = 1.55V, 25°	320	_	μA	

1. TA = 70° C for suffixes VK, VM, DVK, DVM, and SVK. TA = 85° C for suffixes CVK, CVM, and SCVK.

becomes an input signal, and is used to latch data into or load data out to the internal data shift registers, as well as to increment the data FIFO.



MC9328MX21S Technical Data, Rev. 1.3

Ref No.	Parameter	Minimum	Maximum	Unit
1	SPI_RDY to SS output low	2T ¹	-	ns
2	SS output low to first SCLK edge	3⋅Tsclk ²	-	ns
3	Last SCLK edge to SS output high	2·Tsclk	-	ns
4	SS output high to SPI_RDY low	0	-	ns
5	SS output pulse width	Tsclk + WAIT ³	-	ns
6	SS input low to first SCLK edge	Т	-	ns
7	SS input pulse width	Т	-	ns

1. T = CSPI system clock period (PERCLK2).

2. Tsclk = Period of SCLK.

3. WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register.

3.9 LCD Controller

This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD controller with various display configurations, refer to the LCD controller chapter of the *i.MX21S Reference Manual*.



Table 15. LCDC SCLK Timing Parameters

Symbol	Parameter	3.0 ±	Unit	
		Minimum	Maximum	Onit
T1	SCLK period	23	2000	ns
T2	Pixel data setup time	11	-	ns
Т3	Pixel data up time	11	-	ns

The pixel clock is equal to $LCDC_CLK / (PCD + 1)$.

When it is in CSTN, TFT or monochrome mode with bus width = 1, SCLK is equal to the pixel clock.

When it is in monochrome with other bus width settings, SCLK is equal to the pixel clock divided by bus width.

The polarity of SCLK and LD can also be programmed.

Maximum frequency of SCLK is HCLK / 3 for TFT and CSTN, otherwise LD output will be incorrect.

3.10 Smart LCD Controller



Figure 15. SLCDC Serial Transfer Timing

MC9328MX21S Technical Data, Rev. 1.3



MC9328MX21S Technical Data, Rev. 1.3

3.13 Pulse-Width Modulator

The PWM can be programmed to select one of two clock signals as its source frequency. The selected clock signal is passed through a divider and a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.



Figure 29. PWM Output Timing Diagram

Ref No.	Parameter	1.8 V \pm 0.1 V		3.0 V \pm 0.3 V		Unit
	Falantelei	Minimum	Maximum	Minimum	Maximum	Unit
1	System CLK frequency ¹	0	45	0	45	MHz
2a	Clock high time ¹	12.29	_	12.29	-	ns
2b	Clock low time ¹	9.91	_	9.91	-	ns
3a	Clock fall time ¹	_	0.5	-	0.5	ns
3b	Clock rise time ¹	_	0.5	-	0.5	ns
4a	Output delay time ¹	9.37	-	3.61	-	ns
4b	Output setup time ¹	8.71	_	3.03	_	ns

Table 25. PWM Output Timing Parameters

1. C_L of PWMO = TBD

control register PST. When the PST bit is set to a one, it means that a DS2502 is present; if the bit is set to a zero, then no device was found.

3.16.2 Write 0

The Write 0 function simply writes a zero bit to the DS2502. The sequence takes 117 us. The one-wire bus is held low for 100us.



The Write 0 pulse sequence is initiated when the WR0 control bit register is set. When the write is complete, the WR0 register will be auto cleared.

3.16.3 Write 1/Read Data

The Write 1 and Read timing is identical. The time slot is first driven low. According to the DS2502 documentation, the DS2502 has a delay circuit which is used to synchronize the DS2502 with the bus master (one-wire). This delay circuit is triggered by the falling edge of the data line and is used to decide when the DS2502 should sample the line. In the case of a write 1 or read 1, after a delay, a 1 will be transmitted / received. When a read 0 slot is issued, the delay circuit will hold the data line low to override the 1 generated by the bus master (one-wire).

For the Write 1 or Read, the control register WR1/RD is set and auto-cleared when the sequence has been completed. After a Read, the control register RDST bit is set to the value of the read.



Figure 40. Write 1 Timing



Figure 41. Read Timing

The precision of the generated clock is very important to get a proper behavior of the one-wire module. This module is based on a state machine which undertakes actions at defined times.

T					
Times	Values (Microsec)	Minimum (Microsec)	Maximum (microsec)	Absolute Precision	Relative Precision
RSTL	511	480	-	31	0.0645
PST	68	60	75	7	0.1
RSTH	512	480	-	32	0.0645
LOW0	100	60	120	20	0.2
LOWR	5	1	15	4	0.8
READ_sample	13	-	15	2	0.15

Table 33. System Timing Requirements

The most stringent constraint is 0.0645 as a relative time imprecision.

The time relative precision is directly derived from the frequency of the derivative clock (f):

Time relative precision = 1/f - 1 = divider/clock (MHz) - 1

The Figure 34 gathers relative time precision for different main clock frequencies.

Table 34. System	em Clock	Requirements
------------------	----------	--------------

Main Clock Frequency (MHz)	13	16.8	19.44
Clock divide ratio	13	17	19
Generated frequency (MHz)	1	0.9882	1.023
Relative time imprecision	0	0.0117	0.023

This shows that the user should take care of the main clock frequency when using the one-wire module. If the main clock is an exact integer multiple of 1 MHz, then the generated frequency will be exactly 1 MHz.

NOTE:

A main clock frequency below 10 MHz might cause a misbehavior of the module.

MC9328MX21S Technical Data, Rev. 1.3

3.18.1 EIM External Bus Timing Diagrams

The following timing diagrams show the timing of accesses to memory or a peripheral.







Note: Signals listed with lower case letters are internal to the device.







Note: Signals listed with lower case letters are internal to the device.



Note: Signals listed with lower case letters are internal to the device.





Figure 71. DTACK Level Sensitive Sequential Write Accesses, WSC=2, EW=1, RWA=1, RWN=1, DCT= AGE=0 (Example of DTACK Asserting)