

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	ROM
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-DIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86c0812pscr50xf">https://www.e-xfl.com/product-detail/zilog/z86c0812pscr50xf</a>

## GENERAL DESCRIPTION (Continued)

**Note:** All signals with a preceding front slash, "/", are active Low. For example, B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	$V_{CC}$	$V_{DD}$
Ground	GND	$V_{SS}$




Figure 1. Z86C04/C08 Functional Block Diagram

## PIN DESCRIPTIONS




Figure 2. 18-Pin DIP




Figure 3. 18-Pin SOIC

Table 1: 18-Pin DIP and SOIC Pin Identification

Pin #	Symbol	Function	Direction
1-4	P24-P27	Port 2, Pins 4, 5, 6, 7	In/Output
5	V <sub>cc</sub>	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8	P31	Port 3, Pin 1, AN1	Input
9	P32	Port 3, Pin 2, AN2	Input
10	P33	Port 3, Pin 3, REF	Input
11-13	P00-P02	Port 0, Pins 0, 1, 2	In/Output
14	GND	Ground	
15-18	P20-P23	Port 2, Pins 0, 1, 2, 3	In/Output

## ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units	Notes
Ambient Temperature under Bias	-40	+105	C	
Storage Temperature	-65	+150	C	
Voltage on any Pin with Respect to $V_{SS}$	-0.7	+12	V	1
Voltage on $V_{DD}$ Pin with Respect to $V_{SS}$	-0.3	+7	V	
Voltage on Pin 7 with Respect to $V_{SS}$	-0.7	$V_{DD}+1$	V	2
Total Power Dissipation		462	mW	
Maximum Current out of $V_{SS}$		84	mA	
Maximum Current into $V_{DD}$		84	mA	
Maximum Current into an Input Pin	-600	+600	$\mu$ A	3
Maximum Current into an Open-Drain Pin	-600	+600	$\mu$ A	4
Maximum Output Current Sunked by Any I/O Pin		12	mA	
Maximum Output Current Sourced by Any I/O Pin		12	mA	
Total Maximum Output Current Sunked by Port 2		70	mA	
Total Maximum Output Current Sourced by Port 2		70	mA	

### Notes:

1. This applies to all pins except where otherwise noted. Maximum current into pin must be  $\pm 600\mu$ A.
2. There is no input protection diode from pin to  $V_{DD}$ .
3. This excludes Pin 6 and Pin 7.
4. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an ex-

tended period may affect device reliability. Total power dissipation should not exceed 462 mW for the package. Power dissipation is calculated as follows:

Total Power dissipation =  $V_{DD} \times [I_{DD} - (\text{sum of } I_{OH})] + \text{sum of } [(V_{DD} - V_{OH}) \times I_{OH}] + \text{sum of } (V_{OL} \times I_{OL})$ .

## STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 4).




Figure 4. Test Load Diagram

## CAPACITANCE

$T_A = 25^\circ\text{C}$ ,  $V_{CC} = \text{GND} = 0\text{V}$ ,  $f = 1.0\text{ MHz}$ , unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	15 pF
Output capacitance	0	20 pF
I/O capacitance	0	25 pF

## DC ELECTRICAL CHARACTERISTICS

Sym	Parameter	$V_{CC}$ [4]	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		Typical @ $25^\circ\text{C}$	Units	Conditions	Notes
			Min	Max				
$V_{CH}$	Clock Input High Voltage	3.0V	$0.8 V_{CC}$	$V_{CC}+0.3$	1.7	V	Driven by External Clock Generator	
		5.5V	$0.8 V_{CC}$	$V_{CC}+0.3$	2.8	V	Driven by External Clock Generator	
$V_{CL}$	Clock Input Low Voltage	3.0V	$V_{SS}-0.3$	$0.2 V_{CC}$	0.8	V	Driven by External Clock Generator	
		5.5V	$V_{SS}-0.3$	$0.2 V_{CC}$	1.7	V	Driven by External Clock Generator	
$V_{IH}$	Input High Voltage	3.0V	$0.7 V_{CC}$	$V_{CC}+0.3$	1.8	V		1
		5.5V	$0.7 V_{CC}$	$V_{CC}+0.3$	2.8	V		1
$V_{IL}$	Input Low Voltage	3.0V	$V_{SS}-0.3$	$0.2 V_{CC}$	0.8	V		1
		5.5V	$V_{SS}-0.3$	$0.2 V_{CC}$	1.5	V		1
$V_{OH}$	Output High Voltage	3.0V	$V_{CC}-0.4$		3.0	V	$I_{OH} = -2.0 \text{ mA}$	5
		5.5V	$V_{CC}-0.4$		4.8	V	$I_{OH} = -2.0 \text{ mA}$	5
		3.0V	$V_{CC}-0.4$		3.0	V	Low Noise @ $I_{OH} = -0.5 \text{ mA}$	6
		5.5V	$V_{CC}-0.4$		4.8	V	Low Noise @ $I_{OH} = -0.5 \text{ mA}$	6
$V_{OL1}$	Output Low Voltage	3.0V		0.8	0.2	V	$I_{OL} = +4.0 \text{ mA}$	5
		5.5V		0.6	0.1	V	$I_{OL} = +4.0 \text{ mA}$	5
		3.0V		0.6	0.2	V	Low Noise @ $I_{OL} = 1.0 \text{ mA}$	6
		5.5V		0.6	0.1	V	Low Noise @ $I_{OL} = 1.0 \text{ mA}$	6
$V_{OL2}$	Output Low Voltage	3.0V		1.2	0.8	V	$I_{OL} = +12 \text{ mA}$	5
		5.5V		1.0	0.3	V	$I_{OL} = +12 \text{ mA}$	5
$V_{OFFSET}$	Comparator Input Offset Voltage	3.0V		25	10	mV		
		5.5V		25	10	mV		
$V_{LV}$	$V_{CC}$ Low Voltage Auto Reset		1.6	3.0	2.6	V	Int. CLK Freq @ 2 MHz Max.	5
			1.6	3.0	2.6	V	Int. CLK Freq @ 1 MHz Max.	8
$I_{IL}$	Input Leakage (Input Bias Current of Comparator)	3.0V	-1.0	1.0		$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$	
		5.5	-1.0	1.0		$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$	
$I_{OL}$	Output Leakage	3.0V	-1.0	1.0		$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$	
		5.5V	-1.0	1.0		$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$	
$V_{VICR}$	Comparator Input Common Mode Voltage Range		0	$V_{CC}-1.5$		V		
$I_{CC}$	Supply Current	3.0V		3.5	1.5	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		5.5V		7.0	3.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		3.0V		8.0	3.0	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		11.0	4.4	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		3.0V		10	3.6	mA	All Output and I/O Pins Floating @ 12 MHz	5,7

# DC ELECTRICAL CHARACTERISTICS (Continued)

$I_{CC}$	Supply Current	5.5V	15	9.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
$I_{CC1}$	Standby Current	3.0V	2.5	0.7	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 2$ MHz	5,7
		5.5V	4.0	2.5	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 2$ MHz	5,7
		3.0V	4.0	1.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8$ MHz	5,7
		5.5V	5.0	3.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8$ MHz	5,7
		3.0V	4.5	1.5	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 12$ MHz	5,7
		5.5V	7.0	4.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 12$ MHz	5,7
$I_{CC}$	Supply Current (Low Noise Mode)	3.0V	3.5	1.5	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V	7.0	3.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		3.0V	5.8	2.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V	9.0	4.0	mA	All Output and I/O Pins Floating @ 2 MHz	7
$I_{CC1}$	Standby Current (Low Noise Mode)	3.0V	2.5	0.7	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 1$ MHz	7
		5.5V	4.0	2.5	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 1$ MHz	7
		3.0V	3.0	0.9	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 2$ MHz	7
		5.5V	4.5	2.8	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 2$ MHz	7
$I_{CC2}$	Standby Current	3.0V	20	1.0	$\mu A$	STOP Mode $V_{IN} = 0V$ , $V_{CC}$ ; WDT is not Running	7
		5.5V	20	1.0	$\mu A$	STOP Mode $V_{IN} = 0V$ , $V_{CC}$ ; WDT is not Running	7
$I_{ALL}$	Auto Latch Low Current	3.0V	8.0	3.0	$\mu A$	$0V < V_{IN} < V_{CC}$	
		5.5V	36	16	$\mu A$	$0V < V_{IN} < V_{CC}$	
$I_{ALH}$	Auto Latch High Current	3.0V	-5.0	-1.5	$\mu A$	$0V < V_{IN} < V_{CC}$	
		5.5V	-22	-8.0	$\mu A$	$0V < V_{IN} < V_{CC}$	

## Notes:

1. Port 0, 2, and 3 only
2.  $V_{SS} = 0V = GND$
3. The device operates down to  $V_{LV}$ . The minimum operational  $V_{CC}$  is determined on the value of the voltage  $V_{LV}$  at the ambient temperature. The  $V_{LV}$  increases as the temperature decreases.
4.  $V_{CC} = 3.0V$  to  $5.5V$ , typical values measured at  $V_{CC} = 3.3V$  and  $V_{CC} = 5.0V$ .
5. Standard Mode (not Low EMI Mode)
6. Z86C08 only
7. Inputs at power rail and outputs are unloaded.
8. Low EMI Mode

## DC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 0°C to +70°C		T <sub>A</sub> = -40°C to +105°C		Typical @ 25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
I <sub>CC</sub>	Supply Current	3.0V		8.0		8.0	3.0	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		11.0		11.0	4.4	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		3.0V		10		10	3.6	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
		5.5V		15		15	9.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
I <sub>CC1</sub>	Standby Current	3.0V		2.5		2.5	0.7	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		5.5V		4.0		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		3.0V		4.0		4.0	1.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 8 MHz	5,7
		5.5V		5.0		5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 8 MHz	5,7
		3.0V		4.5		4.5	1.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 12 MHz	5,7
		5.5V		7.0		7.0	4.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 12 MHz	5,7
I <sub>CC</sub>	Supply Current (Low Noise)	3.0V		3.5		3.5	1.5	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V		7.0		7.0	3.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		3.0V		5.8		5.8	2.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V		9.0		9.0	4.0	mA	All Output and I/O Pins Floating @ 2 MHz	7
		3.0V		8.0		8.0	3.0	mA	All Output and I/O Pins Floating @ 4 MHz	7
		5.5V		11.0		11.0	4.4	mA	All Output and I/O Pins Floating @ 4 MHz	7

Symbol	Parameter	$V_{CC}$	$T_A = 0^\circ\text{C to } +70^\circ\text{C}$		$T_A = -40^\circ\text{C to } +105^\circ\text{C}$		Typical @ 25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
$I_{CC1}$	Standby Current (Low Noise Mode)	3.0V		2.5		2.5	0.7	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC}$ @ 2 MHz	5,7
		5.5V		4.0		4.0	2.5	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC}$ @ 2 MHz	5,7
		3.0V		3.5		5.0	0.9	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC}$ @ 4 MHz	5,7
		5.5V		5.0		5.0	2.8	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC}$ @ 4MHz	5,7
$I_{CC2}$	Standby Current	3.0V		10		20	1.0	$\mu\text{A}$	STOP Mode $V_{IN} = 0V$ , $V_{CC}$ WDT is not Running	7
		5.5V		10		20	1.0	$\mu\text{A}$	STOP Mode $V_{IN} = 0V$ , $V_{CC}$ WDT is not Running	7
$I_{ALL}$	Auto Latch Low Current	3.0V		12		8.0	3.0	$\mu\text{A}$	$0V < V_{IN} < V_{CC}$	
		5.5V		30		32	16	$\mu\text{A}$	$0V < V_{IN} < V_{CC}$	
$I_{ALH}$	Auto Latch High Current	3.0V		-8		-5.0	-1.5	$\mu\text{A}$	$0V < V_{IN} < V_{CC}$	
		5.5V		-16		-20	-8.0	$\mu\text{A}$	$0V < V_{IN} < V_{CC}$	

**Notes:**

1. Port 0, 2, and 3 only
2.  $V_{SS} = 0V = \text{GND}$
3. The device operates down to  $V_{LV}$ . The minimum operational  $V_{CC}$  is determined on the value of the voltage  $V_{LV}$  at the ambient temperature. The  $V_{LV}$  increases as the temperature decreases.
4.  $V_{CC} = 3.0V$  to  $5.5V$ , typical values measured at  $V_{CC} = 3.3V$  and  $V_{CC} = 5.0V$ .
5. Standard Mode (not Low EMI Mode).
6. Z86C08 only
7. Inputs at power rail and outputs are unloaded.






Figure 5. AC Electrical Timing Diagram

**AC ELECTRICAL CHARACTERISTICS**

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)

$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$									
No	Symbol	Parameter	$V_{CC}$	8 MHz		12 MHz		Units	Notes
				Min	Max	Min	Max		
1	TpC	Input Clock Period	3.0V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V		25		15	ns	1
			5.5V		25		15	ns	1
3	TwC	Input Clock Width	3.0V		62		41	ns	1
			5.5V		62		41	ns	1
4	TwTinL	Timer Input Low Width	3.0V	100		100		ns	1
			5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	3.0V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	3.0V	8TpC		8TpC			1
			5.5V	8TpC		8TpC			1
7	TrTin, TtTin	Timer Input Rise and Fall Time	3.0V		100		100	ns	1
			5.5V		100		100	ns	1
8	TwIL	Int. Request Input Low Time	3.0V	100		100		ns	1,2
			5.5V	70		70		ns	1,2
9	TwIH	Int. Request Input High Time	3.0V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1,2
10	Twdt	Watch-Dog Timer Delay Time Before Timeout	3.0V	25		25		ms	
			5.5V	8		8		ms	
11	Tpor	Power-On Reset Time	3.0V	50	180	50	180	ms	3
			5.5V	18	100	18	100	ms	3
			3.0V	4	30	4	30	ms	4
			5.5V	2	15	2	15	ms	4

**Notes:**

1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.
2. Interrupt request through Port 3 (P33-P31).
3. Z86C08
4. Z86C04

## AC ELECTRICAL CHARACTERISTICS (Continued)

			T <sub>A</sub> = 0°C to +70°C				T <sub>A</sub> = -40°C to +105°C						
No	Symbol	Parameter	V <sub>CC</sub>	8 MHz		12 MHz		8 MHz		12 MHz		Units	Notes
				Min	Max	Min	Max	Min	Max	Min	Max		
1	TpC	Input Clock Period	3.0V	125	DC	83	DC	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V		25		15		25		15	ns	1
			5.5V		25		15		25		15	ns	1
3	TwC	Input Clock Width	3.0V	62		41			62		41	ns	1
			5.5V	62		41			62		41	ns	1
4	TwTinL	Timer Input Low Width	3.0V	100		100		100		100		ns	1
			5.5V	70		70		70		70		ns	1
5	TwTinH	Timer Input High Width	3.0V	5TpC		5TpC		5TpC		5TpC			1
			5.5V	5TpC		5TpC		5TpC		5TpC			1
6	TpTin	Timer Input Period	3.0V	8TpC		8TpC		8TpC		8TpC			1
			5.5V	8TpC		8TpC		8TpC		8TpC			1
7	TrTin, TtTin	Timer Input Rise and Fall Time	3.0V		100		100		100		100	ns	1
			5.5V		100		100		100		100	ns	1
8	TwIL	Int. Request Input Low Time	3.0V	100		100		100		100		ns	1,2
			5.5V	70		70		70		70		ns	1,2
9	TwIH	Int. Request Input High Time	3.0V	5TpC		5TpC		5TpC		5TpC			1
			5.5V	5TpC		5TpC		5TpC		5TpC			1,2
10	Twdt	Watch-Dog Timer Delay Time	3.0V	25		25		25		25		ms	
			5.5V	10		10		8		8		ms	3
		Before Timeout	5.5V	12		12		12		12		ms	4
11	Tpor	Power-On Reset Time	3.0V	50	160	50	160	50	160	50	160	ms	3
			5.5V	24	80	24	80	18	80	18	80	ms	3
			3.0V	6	30	6	30	4	30	4	30	ms	4
			5.5V	3	15	3	15	2	15	2	15	ms	4

## Notes:

1. Timing Reference uses 0.7 V<sub>CC</sub> for a logic 1 and 0.2 V<sub>CC</sub> for a logic 0.
2. Interrupt request through Port 3 (P33-P31)
3. Z86C08
4. Z86C04

## LOW NOISE VERSION

### Low EMI Emission

The Z8® MCU can be programmed to operate in a Low EMI emission mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz - 250 ns cycle time.
- Output drivers have resistances of 200 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.


The Low EMI mode is mask-programmable to be selected by the customer at the time the ROM code is submitted

### APPLICATION PRECAUTIONS:

1. Emulator does not support the 32 kHz operation.
2. For the Z86C04, the WDT only runs in STOP Mode if the permanent WDT option is selected and if the on-board RC oscillator is selected as the clock source for the WDT.
3. For the Z86C08, the WDT only runs in Stop Mode if the permanent WDT option is selected.
4. The registers %FE (GPR) and %FF (SPL) are reset to 00Hex after Stop Mode recovery or any reset.
5. Emulator does not support the system clock driving the WDT mask option.
6. Must wait two NOPS before analog comparitor outputs are valid after enabling analog mode.
7. Must disable interrupts, enable the analog comparitor, and then clear IRQ3 to IRQ0 when switching from digital to analog mode.

**Port 2 (P27-P20).** Port 2 is an 8-bit I/O, bit-programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under soft-

ware control to be an input or output, independently. Bits programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 7).



**Figure 7. Port 2 Configuration**

## FUNCTIONAL DESCRIPTION

**RESET.** Upon power-up, the Power-On Reset circuit waits for  $T_{POR}$  ms, plus 18 clock cycles, and then starts program

execution at address %000C (Hex) (Figure 9). The device control registers' reset value is shown in Table 1.




Figure 9. Internal Reset Configuration

Table 1. Z86C04/C08 & C05/C07 Control Registers

Addr.	Reg.	Reset Condition								Comments
		D7	D6	D5	D4	D3	D2	D1	D0	
03H (3)*	Port 3	U	U	U	U	U	U	U	U	
02H (2)*	Port 2	U	U	U	U	U	U	U	U	
00H (0)*	Port 0	U	U	U	U	U	U	U	U	
FFH (255)	SPL	0	0	0	0	0	0	0	0	
FEH (254)	GPR	0	0	0	0	0	0	0	0	
FDH (253)	RP	0	0	0	0	0	0	0	0	
FCH (252)	FLAGS	U	U	U	U	U	U	U	U	
FBH (251)	IMR	0	U	U	U	U	U	U	U	
FAH (250)	IRQ	U	U	0	0	0	0	0	0	IRQ3 is used for positive edge detection
F9H (249)	IPR	U	U	U	U	U	U	U	U	
F8H (248)*	P01M	U	U	U	0	U	U	0	1	
F7H (247)*	P3M	U	U	U	U	U	U	0	0	
F6H (246)*	P2M	1	1	1	1	1	1	1	1	Inputs after reset
F5H (245)	PRE0	U	U	U	U	U	U	U	0	
F4H (244)	T0	U	U	U	U	U	U	U	U	
F3H (243)	PRE1	U	U	U	U	U	U	0	0	
F2H (242)	T1	U	U	U	U	U	U	U	U	
F1H (241)	TMR	0	0	0	0	0	0	0	0	

**Note:** \*Registers are not reset after a Stop-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be re-configured as shown in Table 1 and the user must avoid bus contention on the port pins or it may affect device reliability.

FUNCTIONAL DESCRIPTION (Continued)

**Program Memory.** The Z86C04/C08 can address up to 1K/2K bytes of internal program memory (Figure 10). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0-1023/2047 are on-chip mask-programmed ROM.




Figure 10. Program Memory Map

**Register File.** The Register File consists of three I/O port registers, 125 general-purpose registers, and 14 control and status registers (R0, R2-R3, R4-R127, and R241-R255, respectively; see Figure 11). Note that R254 is available for general purpose use.

Location		Identifiers
255	Stack Pointer (Bits 7-0)	SPL
254	Reserved	
253	Register Pointer	RP
252	Program Control Flags	Flags
251	Interrupt Mask Register	IMR
250	Interrupt Request Register	IRQ
249	Interrupt Priority Register	IPR
248	Ports 0-1 Mode	P01M
247	Port 3 Mode	P3M
246	Port 2 Mode	P2M
245	To Prescaler	PRE0
244	Timer/Counter0	T0
243	T1 Prescaler	PRE1
242	Timer/Counter1	T1
241	Timer Mode	TMR
240	Not Implemented	
128		
127	General Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0	Port 0	P0

Figure 11. Register File

**Interrupts.** The Z8 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 14). The six sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and the two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 2).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

**Note:** User must select any Z86C08 mode in Zilog's C12 ICEBOX™ emulator. The rising edge interrupt is not supported on the Z86CCP00ZEM emulator.


**Table 2. Interrupt Types, Sources, and Vectors**

Name	Source	Vector Location	Comments
IRQ0	AN2(P32)	0,1	External (F) Edge
IRQ1	REF(P33)	2,3	External (F) Edge
IRQ2	AN1(P31)	4,5	External (F) Edge
IRQ3	AN2(P32)	6,7	External (R) Edge
IRQ4	T0	8,9	Internal
IRQ5	T1	10,11	Internal

**Notes:**

F = Falling edge triggered

R = Rising edge triggered



**Figure 14. Interrupt Block Diagram**



## Z8 CONTROL REGISTER DIAGRAMS

R241 TMR




Figure 17. Timer Mode Register (F1<sub>H</sub>: Read/Write)

R244 T0




Figure 20. Counter/Timer 0 Register (F4<sub>H</sub>: Read/Write)

R245 PRE0




Figure 21. Prescaler 0 Register (F5<sub>H</sub>: Write Only)

R242 T1




Figure 18. Counter Time 1 Register (F2<sub>H</sub>: Read/Write)

R246 P2M




Figure 22. Port 2 Mode Register (F6<sub>H</sub>: Write Only)

R243 PRE1




Figure 19. Prescaler 1 Register (F3<sub>H</sub>: Write Only)

R247 P3M




Figure 23. Port 3 Mode Register (F7<sub>H</sub>: Write Only)

## DEVICE CHARACTERISTICS

### Standard Mode






Figure 31.  $V_{IL}$ ,  $V_{OL}$  vs. Temperature

## Standard Mode

Figure 32.  $V_{IH}$ ,  $V_{OH}$  vs. TemperatureFigure 33. Typical  $I_{OH}$  vs.  $V_{OH}$

## Z8 CONTROL REGISTER DIAGRAMS (Continued)





Figure 34. Typical WDT Time Out Period vs. V<sub>cc</sub> Over Temperature


## PACKAGE INFORMATION



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.51	0.81	.020	.032
A2	3.25	3.43	.128	.135
B	0.38	0.53	.015	.021
B1	1.14	1.65	.045	.065
C	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
E1	6.22	6.48	.245	.255
□	2.54 TYP		.100 TYP	
eA	7.87	8.89	.310	.350
L	3.18	3.81	.125	.150
Q1	1.52	1.65	.060	.065
S	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS : INCH

Figure 35. 18-Pin DIP Package Diagram



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	2.40	2.65	0.094	0.104
A1	0.10	0.30	0.004	0.012
A2	2.24	2.44	0.088	0.096
B	0.36	0.46	0.014	0.018
C	0.23	0.30	0.009	0.012
D	11.40	11.75	0.449	0.463
E	7.40	7.60	0.291	0.299
□	1.27 TYP		0.050 TYP	
H	10.00	10.65	0.394	0.419
h	0.30	0.50	0.012	0.020
L	0.60	1.00	0.024	0.039
Q1	0.97	1.07	0.038	0.042

CONTROLLING DIMENSIONS : MM  
LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 36. 18-Pin SOIC Package Diagram