

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|---|
| Core Processor | Coldfire V2 |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | Ethernet, I ² C, SPI, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 56 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 8x12b |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf52232af50 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

| 1 | MCF5 | 52235 Family Configurations | 3 |
|------|---------|---|----|
| | 1.1 | Block Diagram. | 4 |
| | 1.2 | Features | 4 |
| | 1.3 | Reset Signals | 2 |
| | 1.4 | PLL and Clock Signals | 2 |
| | 1.5 | Mode Selection | 2 |
| | 1.6 | External Interrupt Signals | 2 |
| | 1.7 | Queued Serial Peripheral Interface (QSPI) | 23 |
| | 1.8 | Fast Ethernet Controller EPHY Signals | 23 |
| | 1.9 | I ² C I/O Signals | 4 |
| | 1.10 | UART Module Signals | 4 |
| | 1.11 | DMA Timer Signals | 24 |
| | 1.12 | ADC Signals | 25 |
| | 1.13 | General Purpose Timer Signals | 25 |
| | 1.14 | Pulse Width Modulator Signals | 25 |
| | 1.15 | Debug Support Signals | 25 |
| | 1.16 | EzPort Signal Descriptions | 7 |
| | 1.17 | Power and Ground Pins | 7 |
| 2 | Electr | rical Characteristics | 8 |
| | 2.1 | Maximum Ratings | 9 |
| | 2.2 | ESD Protection | 51 |
| | 2.3 | DC Electrical Specifications | 2 |
| | 2.4 | Phase Lock Loop Electrical Specifications | 33 |
| | 2.5 | General Purpose I/O Timing | 5 |
| | 2.6 | Reset Timing | 5 |
| | 2.7 | I ² C Input/Output Timing Specifications | 6 |
| | 2.8 | EPHY Parameters | 8 |
| | 2.9 | Analog-to-Digital Converter (ADC) Parameters4 | 0 |
| | 2.10 | DMA Timers Timing Specifications | 2 |
| | 2.11 | EzPort Electrical Specifications | 2 |
| | 2.12 | QSPI Electrical Specifications | 3 |
| | 2.13 | JTAG and Boundary Scan Timing4 | 4 |
| | 2.14 | Debug AC Timing Specifications | 6 |
| 3 | Mech | anical Outline Drawings4 | 7 |
| | 3.1 | 80-pin LQFP Package4 | 7 |
| | 3.2 | 112-pin LQFP Package4 | 8 |
| | 3.3 | 121 MAPBGA Package | 1 |
| 4 | Revis | ion History | 3 |
| 1.14 | t of | Figureo | |
| | | riguies | |
| Fi | gure 1. | MCF52235 Block Diagram | 4 |
| Fi | gure 2. | .80-pin LQFP Pin Assignments | 4 |
| Fi | gure 3. | .112-pin LQFP Pin Assignments | 5 |
| Fi | gure 4. | .121 MAPBGA Pin Assignments | 6 |
| Fi | gure 5. | Suggested Connection Scheme for Power and Ground 2 | 28 |
| Fi | gure 6. | .GPIO Timing | 5 |
| Fig | gure 7. | RSTI and Configuration Override Timing | 6 |
| Fig | gure 8. | I'C Input/Output Timings | 17 |
| ⊢IQ | gure 9. | .EPHY liming | 8 |
| Fi | gure 10 | U.10BASE-I SQE (Heartbeat) Timing | 19 |
| Fi | gure 1 | 1.10BASE-I Jab and Unjab Timing | 19 |
| Fig | gure 12 | 2.Equivalent Circuit for A/D Loading 4 | 2 |

| Figure 14.Test Clock Input Timing | 44 |
|---|-----|
| Figure 15.Boundary Scan (JTAG) Timing | 45 |
| Figure 16.Test Access Port Timing | 45 |
| Figure 17.TRST Timing | 45 |
| Figure 18.Real-Time Trace AC Timing | 46 |
| Figure 19.BDM Serial Port AC Timing | 46 |
| List of Tables | |
| Table 1. MCF52235 Family Configurations | . 3 |
| Table 2. Orderable Part Number Summary | 13 |
| Table 3. Pin Functions by Primary and Alternate Purpose | 17 |
| Table 4. Reset Signals | 22 |
| Table 5. PLL and Clock Signals | 22 |
| Table 6. Mode Selection Signals | 22 |
| Table 7. External Interrupt Signals | 22 |
| Table 8. Queued Serial Peripheral Interface (QSPI) Signals | 23 |
| Table 9. Fast Ethernet Controller (FEC) Signals | 23 |
| Table 10.I ² C I/O Signals. | 24 |
| Table 11.UART Module Signals | 24 |
| Table 12.DMA Timer Signals | 24 |
| Table 13.ADC Signals | 25 |
| Table 14.GPT Signals | 25 |
| Table 15.PWM Signals | 25 |
| Table 16.Debug Support Signals | 25 |
| Table 17.EzPort Signal Descriptions | 27 |
| Table 18. Power and Ground Pins. | 27 |
| Table 19.Absolute Maximum Ratings, | 29 |
| Table 20.Thermal Characteristics. | 30 |
| Table 21.ESD Protection Characteristics | 31 |
| Table 22.DC Electrical Specifications | 32 |
| Table 23. Active Current Consumption Specifications. | 33 |
| Table 24. Current Consumption Specifications in | 33 |
| Table 25 PLL Electrical Specifications | 33 |
| Table 26 GPIO Timing | 35 |
| Table 27 Reset and Configuration Override Timing | 35 |
| Table 28.1 ² C Input Timing Specifications between | |
| I2C SCL and I2C SDA | 36 |
| Table 29. I ² C Output Timing Specifications between | |
| I2C_SCL and I2C_SDA | 37 |
| Table 30.EPHY Timing Parameters | 38 |
| Table 31.10BASE-T SQE (Heartbeat) Timing Parameters | 38 |
| Table 32.10BASE-T Jab and Unjab Timing Parameters | 39 |
| Table 33.10BASE-T Transceiver Characteristics | 40 |
| Table 34.100BASE-TX Transceiver Characteristics | 40 |
| Table 35.ADC Parameters | 40 |
| Table 36.Timer Module AC Timing Specifications | 42 |
| Table 37.EzPort Electrical Specifications | 42 |
| Table 38.QSPI Modules AC Timing Specifications | 43 |
| Table 39.JTAG and Boundary Scan Timing | 44 |
| Table 40.Debug AC Timing Specification | 46 |
| Table 41. Revision History | 53 |

NP

NP

MCF52235 Family Configurations

- Based on and includes all existing features of the Freescale TouCAN module
- Full implementation of the CAN protocol specification version 2.0B
 - Standard Data and Remote Frames (up to 109 bits long)
 - Extended Data and Remote Frames (up to 127 bits long)
 - 0-8 bytes data length
 - Programmable bit rate up to 1 Mbit/sec
- Flexible Message Buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
- Unused Message Buffer space can be used as general purpose RAM space
- Listen only mode capability
- Content-related addressing
- No read/write semaphores required
- Three programmable mask registers: global for MBs 0-13, special for MB14, and special for MB15
- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Three universal asynchronous/synchronous receiver transmitters (UARTs)
 - 16-bit divider for clock generation
 - Interrupt control logic with maskable interrupts
 - DMA support
 - Data formats can be 5, 6, 7 or 8 bits with even, odd or no parity
 - Up to 2 stop bits in 1/16 increments
 - Error-detection capabilities
 - Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
 - Transmit and receive FIFO buffers
- I²C module
 - Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
 - Fully compatible with industry-standard I²C bus
 - Master and slave modes support multiple masters
 - Automatic interrupt generation with programmable level
- Queued serial peripheral interface (QSPI)
 - Full-duplex, three-wire synchronous transfers
 - Up to four chip selects available
 - Master mode operation only
 - Programmable bit rates up to half the CPU clock frequency
 - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
 - Eight analog input channels
 - 12-bit resolution
 - Minimum 1.125 μ s conversion time
 - Simultaneous sampling of two channels for motor control applications
 - Single-scan or continuous operation
 - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit
 - Unused analog channels can be used as digital I/O

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



MCF52235 Family Configurations

module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

1.2.5.2 Flash

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with four banks of 32 K×16-bit flash arrays to generate 256 Kbytes of 32-bit flash memory. These arrays serve as electrically erasable and programmable, non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller which supports interleaved accesses from the 2-cycle flash arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash programming interface that allows the flash to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips. This allows easy device programming via Automated Test Equipment or bulk programming tools.

1.2.6 Cryptography Acceleration Unit

The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized operations to increase the throughput of software-based encryption and message digest functions, specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical acceleration to software-based cryptographic algorithms at a minimal hardware cost.

1.2.7 Power Management

The MCF52235 incorporates several low-power modes of operation which are entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point.

1.2.8 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

1.2.9 UARTs

The MCF52235 has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.



Figure 3. 112-pin LQFP Pin Assignments

Figure 4 shows the pinout configuration for the 121 MAPBGA.



| | С |
|----------|---|
| | D |
| | E |
| MCF5 | F |
| 2235 C | G |
| òldFir | Н |
| e Micro | J |
| ocontr | K |
| oller, F | L |
| 3ev. 10 | |
| | |

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|--------|--------|--------|-----------|----------|--------|--------|----------|-----------|-----------|-----------|
| A | TCLK | SDA | SCL | IRQ15 | IRQ14 | IRQ13 | VSSA | VDDA | AN1 | AN7 | AN5 |
| В | TMS | RCON | GPT0 | GPT3 | PWM5 | PWM1 | VRL | VRH | AN2 | AN6 | AN4 |
| С | TRST | TDO | TDI | GPT2 | PWM7 | PWM3 | IRQ12 | ANO | AN3 | LNKLED | ACTLED |
| D | DTIN1 | DTIN0 | ALLPST | GPT1 | VDDX | VDDX | VDD | VDDR | PST2 | PST3 | SPDLED |
| Е | DDATA3 | IRQ9 | IRQ8 | VSS | VSS | VDDX | VSS | VDD | PST0 | PST1 | PHY_RXN |
| F | DDATA0 | DDATA1 | DDATA2 | VSS | VSS | VSS | VSS | VSS | PHY_VSSRX | PHY_VDDRX | PHY_RXP |
| G | DTIN2 | IRQ5 | IRQ6 | JTAG_EN | VDDX | VDDX | VDDX | PHY_VSSA | PHY_VSSTX | PHY_VDDTX | PHY_TXP |
| Н | DTIN3 | URTS0 | URTS1 | QSPI_DIN | QSPI_CS1 | VDDX | TEST | TXLED | RXLED | PHY_VDDA | PHY_TXN |
| J | SYNCB | UCTS0 | UCTS1 | QSPI_DOUT | QSPI_CS2 | RSTI | XTAL | IRQ1 | COLLED | DUPLED | PHY_RBIAS |
| K | SYNCA | URXD0 | URXD1 | QSPI_CLK | QSPI_CS3 | VDDPLL | VSSPLL | IRQ2 | IRQ11 | URTS2 | URXD2 |
| L | IRQ10 | UTXD0 | UTXD1 | QSPI_CS0 | IRQ4 | RSTO | EXTAL | IRQ3 | IRQ7 | UCTS2 | UTXD2 |

Figure 4. 121 MAPBGA Pin Assignments

16



| Pin Group | Primary Function | SecondaryF unction | Tertiary Function | Quaternary Function | Drive Strength/ Control ¹ | Wired OR Control | Pull-up/ Pull-down ² | Pin on 121 MAPBGA | Pin on 112 LQFP | Pin on 80 LQFP |
|---------------------|---------------------|-----------------------|----------------------|------------------------|--|---------------------|------------------------------------|----------------------------------|--------------------|-------------------|
| UART 1 ³ | UCTS1 | SYNCA | URXD2 | PUB[3] | PDSR[15] | — | — | J3 | 24 | 16 |
| | URTS1 | SYNCB | UTXD2 | PUB[2] | PDSR[14] | — | — | H3 | 23 | 15 |
| | URXD1 | — | FEC_TXD[0] | PUB[1] | PDSR[13] | PWOR[2] | — | К3 | 32 | 23 |
| | UTXD1 | - | FEC_COL | PUB[0] | PDSR[12] | PWOR[3] | — | L3 | 33 | 24 |
| UART 2 | UCTS2 | _ | — | PUC[3] | PDSR[27] | — | — | L10 | 61 | _ |
| | URTS2 | - | — | PUC[2] | PDSR[26] | — | — | K10 | 60 | — |
| | URXD2 | — | — | PUC[1] | PDSR[25] | — | — | K11 | 62 | — |
| | UTXD2 | _ | — | PUC[0] | PDSR[24] | — | — | L11 | 63 | _ |
| FlexCAN | SYNCA | CANTX ⁴ | FEC_MDIO | PAS[3] | PDSR[39] | — | — | — | 28 | 20 |
| | SYNCB | CANRX ⁴ | FEC_MDC | PAS[2] | PDSR[39] | — | — | — | 27 | 19 |
| VDD ^{5,11} | VDD | — | — | — | N/A | N/A | — | D7, E8 | 65,102 | 45,74 |
| VDDX | VDDX | — | _ | — | N/A | N/A | — | D5, D6, E6, G5, G6, G7, H6 | 14, 43 | 10, 31 |
| VSS | VSS | — | _ | - | N/A | N/A | — | E4, E5, E7,F4, F5, F6, F7, F8 | 64,101 | 44,73 |
| VSSX | VSSX | — | — | — | N/A | N/A | — | — | 15, 42 | 11, 30 |

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

¹ The PDSR and PSSR registers are described in Chapter 14, "General Purpose I/O Module. All programmable signals default to 2mA drive in normal (single-chip) mode.

² All signals have a pull-up in GPIO mode.

³ The use of an external PHY limits ADC, interrupt, and QSPI functionality. It also disables the UART0/1 and timer pins.

⁴ The multiplexed CANTX and CANRX signals do not have dedicated pins, but are available as muxed replacements for other signals.

⁵ The VDD1, VDD2, VDDPLL, and PHY VDD pins are for decoupling only and should not have power directly applied to them.

⁶ For primary and GPIO functions only.

⁷ Only when JTAG mode is enabled.

⁸ For secondary and GPIO functions only.

⁹ RSTI has an internal pull-up resistor; however, the use of an external resistor is strongly recommended.

¹⁰ For GPIO function. Primary Function has pull-up control within the GPT module.
 ¹¹ This list for power and ground does not include those dedicated power/ground pins included elsewhere, e.g. in the Ethernet PHY.



MCF52235 Family Configurations

1.3 Reset Signals

Table 4 describes signals that are used to either reset the chip or as a reset indication.

Table 4. Reset Signals

| Signal Name | Abbreviation | Function | I/O |
|-------------|--------------|---|-----|
| Reset In | RSTI | Primary reset input to the device. Asserting $\overline{\text{RSTI}}$ immediately resets the CPU and peripherals. | I |
| Reset Out | RSTO | Driven low for 512 CPU clocks after the reset source has deasserted. | 0 |

1.4 PLL and Clock Signals

Table 5 describes signals that are used to support the on-chip clock generation circuitry.

Table 5. PLL and Clock Signals

| Signal Name | Abbreviation | Function | I/O |
|-------------------|--------------|--|-----|
| External Clock In | EXTAL | Crystal oscillator or external clock input. | I |
| Crystal | XTAL | Crystal oscillator output. | 0 |
| Clock Out | CLKOUT | This output signal reflects the internal system clock. | 0 |

1.5 Mode Selection

Table 6 describes signals used in mode selection, Table 6 describes particular clocking modes.

Table 6. Mode Selection Signals

| Signal Name | Abbreviation | Function | I/O |
|---------------------|--------------|---|-----|
| Reset Configuration | RCON | The Serial Flash Programming mode is entered by asserting the $\overline{\text{RCON}}$ pin (with the TEST pin negated) as the chip comes out of reset. During this mode, the EzPort has access to the Flash memory which can be programmed from an external device. | _ |
| Test | TEST | Reserved for factory testing only and in normal modes of operation should be connected to VSS to prevent unintentional activation of test functions. | I |

1.6 External Interrupt Signals

Table 7 describes the external interrupt signals.

Table 7. External Interrupt Signals

| Signal Name | Abbreviation | Function | I/O |
|---------------------|--------------|-----------------------------|-----|
| External Interrupts | IRQ[15:1] | External interrupt sources. | Ι |



MCF52235 Family Configurations

| Signal Name | Abbreviation | Function | I/O |
|---------------------------------|--------------|---|-----|
| Test Data Output | TDO | Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK. | 0 |
| Development Serial Clock | DSCLK | Development Serial Clock. Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state. | I |
| Breakpoint | BKPT | Breakpoint. Input used to request a manual breakpoint. Assertion of BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status signals (PST[3:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor. | I |
| Development Serial Input | DSI | Development Serial Input. Internally synchronized input that provides data input for the serial communication port to the debug module after the DSCLK has been seen as high (logic 1). | I |
| Development Serial Output | DSO | Development Serial Output. Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high. | 0 |
| Debug Data | DDATA[3:0] | Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0]. | 0 |
| Processor Status Clock | PSTCLK | Processor Status Clock. Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values. If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, PST, and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be re-enabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs. PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing. | 0 |
| Processor Status Outputs | PST[3:0] | Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0]. | 0 |
| All Processor Status Outputs | ALLPST | Logical AND of PST[3:0] | 0 |

Table 16. Debug Support Signals (continued)



1.16 EzPort Signal Descriptions

Table 17 contains a list of EzPort external signals

| Table | 17 | F 7Port | Signal | Descri | ntions |
|-------|-----|----------------|--------|--------|--------|
| Iable | 17. | LZFUIL | Jighai | Desch | puons |

| Signal Name | Abbreviation | Function | I/O |
|------------------------|--------------|--|-----|
| EzPort Clock | EZPCK | Shift clock for EzPort transfers | I |
| EzPort Chip Select | EZPCS | Chip select for signalling the start and end of serial transfers | Ι |
| EzPort Serial Data In | EZPD | EZPD is sampled on the rising edge of EZPCK | Ι |
| EzPort Serial Data Out | EZPQ | EZPQ transitions on the falling edge of EZPCK | 0 |

1.17 Power and Ground Pins

The pins described in Table 18 provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

| Signal Name | Abbreviation | Function | I/O |
|-------------------|-------------------|---|-----|
| PLL Analog Supply | VDDPLL, VSSPLL | Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply. | I |
| Positive Supply | VDD | These pins supply positive power to the core logic. | Ι |
| Ground | VSS | This pin is the negative supply (ground) to the chip. | — |

Table 18. Power and Ground Pins

Some of the V_{DD} and V_{SS} pins on the device are only to be used for noise bypass. Figure 5 shows a typical connection diagram. Pay particular attention to those pins which show only capacitor connections. Do not connect power supply voltage directly to these pins.



2.1 Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|--|---------------|------|
| Supply voltage | V _{DD} | -0.3 to +4.0 | V |
| Clock synthesizer supply voltage | V _{DDPLL} | -0.3 to +4.0 | V |
| Digital input voltage ³ | V _{IN} | -0.3 to + 4.0 | V |
| EXTAL pin voltage | V _{EXTAL} | 0 to 3.3 | V |
| XTAL pin voltage | V _{XTAL} | 0 to 3.3 | V |
| Instantaneous maximum current Single pin limit (applies to all pins) ^{4, 5} | I _{DD} | 25 | mA |
| Operating temperature range (packaged) | Т _А (Т _L - Т _Н) | -40 to 85 | °C |
| Storage temperature range | T _{stg} | -65 to 150 | °C |

Table 19. Absolute Maximum Ratings^{1, 2}

¹ Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

² This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

³ Input must be current limited to the I_{DD} value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

 4 All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

⁵ The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{in} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (ex; no clock). The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions.

Table 20 lists thermal resistance values.

NOTE

The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards.



| Characteristic | Symbol | Package ¹ | Value | Unit |
|--|-----------------|--|---------------------|------|
| Junction to ambient, natural convection | θ_{JA} | 80-pin LQFP, four-layer board | 36.0 ^{2,3} | °C/W |
| | | 112-pin LQFP, four-layer board | 35.0 | |
| | | 121 MAPBGA, four-layer board | 32 | |
| | | 80-pin LQFP, one-layer board ¹ | 49.0 ¹ | |
| | | 121 MAPBGA, one-layer board ¹ | 56 ¹ | |
| | | 112-pin LQFP, one-layer board ¹ | 44.0 ¹ | |
| Junction to ambient (@200 ft/min) | θ_{JMA} | 80-pin LQFP, four-layer board | 30.0 | °C/W |
| | | 112-pin LQFP, four-layer board | 29.0 | |
| | | 121 MAPBGA, four-layer board | 28 | |
| | | 80-pin LQFP, one-layer board ¹ | 39.0 ¹ | |
| | | 112-pin LQFP, one-layer board ¹ | 35.0 ¹ | |
| | | 121 MAPBGA, one-layer board ¹ | 46 ¹ | |
| Junction to board | θ_{JB} | 80-pin LQFP | 22.0 ⁴ | °C/W |
| | | 112-pin LQFP | 23.0 | |
| | | 121 MAPBGA, four-layer board | 18 | |
| Junction to case | θ_{JC} | 80-pin LQFP | 6.0 ⁵ | °C/W |
| | | 112-pin LQFP | 6.0 | |
| | | 121 MAPBGA | 10 | |
| Junction to top of package, natural convection | Ψ _{jt} | 80-pin LQFP | 2.0 ⁶ | °C/W |
| | | 112-pin LQFP | 2.0 ⁶ | |
| | | 121 MAPBGA | 2.0 ⁶ | |
| Maximum operating junction temperature | Тj | All | 130 | °C |

Table 20. Thermal Characteristics

¹ The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards.

- $^2 \quad \theta_{JMA}$ and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JMA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- ³ Per JEDEC JESD51-6 with the board horizontal.
- ⁴ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁵ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- ⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.



2.4 Phase Lock Loop Electrical Specifications

Table 25. Oscillator and PLL Electrical Specifications

 $(V_{DD} \text{ and } V_{DDPLL} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V})$

| Characteristic | Symbol | Min | Мах | Unit |
|---|--|------------------------------------|-------------------------------------|--------------------|
| Clock Source Frequency Range of EXTAL Frequency Range • Crystal • External ¹ | f _{crystal} f _{ext} | 0.5 0 | 25.0 60.0 | MHz |
| PLL reference frequency range | f _{ref_pll} | 2 | 10.0 | MHz |
| System frequency ² External clock mode On-Chip PLL Frequency | f _{sys} | 0 f _{ref} / 32 | 60 60 | MHz |
| Loss of reference frequency ^{3, 5} | f _{LOR} | 100 | 1000 | kHz |
| Self clocked mode frequency ^{4, 5} | f _{SCM} | 1 | 5 | MHz |
| Crystal start-up time ^{5, 6} | t _{cst} | — | 10 | ms |
| EXTAL input high voltage Crystal reference External reference | V _{IHEXT} | V _{DD} - 1.0 2.0 | V _{DD} 3.0 ⁷ | V |
| EXTAL input low voltage Crystal reference External reference | V _{ILEXT} | V _{SS} V _{SS} | 1.0 0.8 | V |
| XTAL output high voltage I _{OH} = 1.0 mA | V _{OL} | V _{DD} -1.0 | _ | V |
| XTAL output low voltage I _{OL} = 1.0 mA | V _{OL} | _ | 0.5 | V |
| XTAL load capacitance ⁸ | | — | — | pF |
| PLL lock time ^{5,9} | t _{lpll} | — | 500 | μs |
| Power-up to lock time ^{5, 7,9} With crystal reference Without crystal reference | t _{ipik} | | 10.5 500 | ms μs |
| Duty cycle of reference ⁵ | t _{dc} | 40 | 60 | % f _{sys} |
| Frequency un-LOCK range | f _{UL} | -1.5 | 1.5 | % f _{sys} |
| Frequency LOCK range | fLCK | -0.75 | 0.75 | % f _{sys} |
| CLKOUT period Jitter ^{5, 6, 8, 10,11} , measured at f _{SYS} Max Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over 2 ms interval) | C _{jitter} | — | 10 0.01 | % f _{sys} |

¹ In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

² All internal registers retain data at 0 Hz.

³ Loss of reference frequency is the reference frequency detected internally that transitions the PLL into self-clocked mode.

⁴ Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f_{LOR} with default MFD/RFD settings.

⁵ This parameter is characterized before qualification rather than 100% tested.

⁶ Proper PC board layout procedures must be followed to achieve specifications.

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



| Name | Characteristic | Min | Max | Unit |
|------|---|-----|-----|------|
| EP7 | EPCK low to EPQ output valid (out setup) | — | 12 | ns |
| EP8 | EPCK low to EPQ output invalid (out hold) | 0 | _ | ns |
| EP9 | EPCS_B negation to EPQ tri-state | | 12 | ns |

Table 37. EzPort Electrical Specifications (continued)

2.12 **QSPI Electrical Specifications**

Table 38 lists QSPI timings.

| Table 38. QSPI Modu | les AC Timing | Specifications |
|---------------------|---------------|-----------------------|
|---------------------|---------------|-----------------------|

| Name | Characteristic | Min | Мах | Unit |
|------|--|-----|-----|------------------|
| QS1 | QSPI_CS[3:0] to QSPI_CLK | 1 | 510 | t _{CYC} |
| QS2 | QSPI_CLK high to QSPI_DOUT valid | — | 10 | ns |
| QS3 | QSPI_CLK high to QSPI_DOUT invalid (output hold) | 2 | — | ns |
| QS4 | QSPI_DIN to QSPI_CLK (input setup) | 9 | — | ns |
| QS5 | QSPI_DIN to QSPI_CLK (input hold) | 9 | — | ns |

The values in Table 38 correspond to Figure 13.







Figure 15. Boundary Scan (JTAG) Timing



Figure 17. TRST Timing



2.14 Debug AC Timing Specifications

Table 40 lists specifications for the debug AC timing parameters shown in Figure 19.

| Nume | Characteristic | 60 M | Hz | Unite | |
|-----------------|---|--------------------|------|-------|--|
| Num | india characteristic | | Max | Units | |
| D1 | PST, DDATA to CLKOUT setup | 4 | _ | ns | |
| D2 | CLKOUT to PST, DDATA hold | 1.5 | _ | ns | |
| D3 | DSI-to-DSCLK setup | $1 \times t_{CYC}$ | _ | ns | |
| D4 ¹ | DSCLK-to-DSO hold | $4 \times t_{CYC}$ | _ | ns | |
| D5 | DSCLK cycle time | $5 	imes t_{CYC}$ | _ | ns | |
| D6 | BKPT input data setup time to CLKOUT Rise | 4 | _ | ns | |
| D7 | BKPT input data hold time to CLKOUT Rise | 1.5 | _ | ns | |
| D8 | CLKOUT high to BKPT high Z | 0.0 | 10.0 | ns | |

Table 40. Debug AC Timing Specification

¹ DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 18 shows real-time trace timing for the values in Table 40.



Figure 18. Real-Time Trace AC Timing

Figure 19 shows BDM serial port AC timing for the values in Table 40.



MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10







| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | LOUTLINE | PRINT VERSION NO | DT TO SCALE |
|---|-----------|--------------|------------------|-------------|
| TITLE: 112LD LQFP | | DOCUMENT NO |): 98ASS23330W | REV: E |
| 20 X 20 X 1.4 | | CASE NUMBER | 8: 987–02 | 25 MAY 2005 |
| 0.65 PITCH | | STANDARD: JE | DEC MS-026 BFA | |

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



Mechanical Outline Drawings

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- $\cancel{4}$ dimensions to be determined at seating plane c.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.254 MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- ✓7 EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND 0.25 MM FROM THE LEAD TIP.

| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | | LOUTLINE | PRINT VERSION NO | DT TO SCALE |
|---|--|------------------------------|------------------|-------------|
| TITLE: 112LD LQFP, | | DOCUMENT NO |): 98ASS23330W | REV: E |
| 20 X 20 X 1.4 PKG, 0.65 PITCH | | CASE NUMBER: 987-02 25 MAY 2 | | 25 MAY 2005 |
| | | STANDARD: JE | DEC MS-026 BFA | |



Mechanical Outline Drawings

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.



5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | LOUTLINE | PRINT VERSION NC | T TO SCALE |
|---|-----------|--------------------------------|------------------|-------------|
| TITLE: PBGA, LOW PROFIL | _E, | DOCUMENT NO |): 98ARE10645D | REV: O |
| 121 I/O, 12 X 12 PKG, | | CASE NUMBER: 1817-01 15 NOV 20 | | 15 NOV 2005 |
| 1 MM PITCH (MAF | P) | STANDARD: NO | DN-JEDEC | |



4 Revision History

Table 41. Revision History

| Revision | Description |
|--------------|--|
| 2 (Jul 2006) | Updated available packages. Inserted mechanical drawings. Corrected signal pinouts and table. |
| 3 (Feb 2007) | Changed signal names TIN to DTIN and TOUT to DTOUT to match the MCF52235 ColdFire[®] Integrated Microcontroller Reference Manual. Added overbars to extend over entire UCTSn and URTSn signal name. Added revision history. Formatting, layout, spelling, and grammar corrections. Updated block diagram and feature information to match Revision 3 of the MCF52235 ColdFire[®] Integrated Microcontroller Reference Manual. Deleted the "PSTCLK cycle time" row from the "Debug AC Timing Specifications" table. Added "EPHY Timing" section. Deleted the "RAM standby supply voltage" entry from Table 19. Changed the minimum value for SNR, THD, SFDR, and SINAD in the "ADC parameters" table (was TBD, is "—"). In the "Pin Functions by Primary and Alternate Purpose" table, changed the pin number for IRQ11 on the 80 LQFP package (was "—", is 41). Updated the "Thermal characteristics" table to include proper thermal resistance values. Added two tables, "Active Current Consumption Specifications" and "Current Consumption Specifications in Low-Power Modes", containing the latest current consumption information. Changed the value of T_j in the "Thermal Characteristics" table (was 105 °C, is 130 °C for all packages). Added the following note to and above the "Thermal Characteristics" table: "The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards." |
| 4 (May 2007) | Formatting, layout, spelling, and grammar corrections. Added load test condition information to the "General Purpose I/O Timing" section. Added specifications for V_{LVD} and V_{LVDHYS} to the "DC electrical specifications" table. |
| 5 (Sep 2007) | Formatting, layout, spelling, and grammar corrections. Added information about the MCF52232 and MCF52236 devices. Revised the part number table to include full Freescale orderable part numbers. Synchronized the "Pin Functions by Primary and Alternate Purpose" table in the device reference manual and data sheet. Added specifications for V_{REFL}, V_{REFH}, and V_{DDA} to the "ADC Parameters" table. Added several EPHY specifications. |
| 6 (Oct 2007) | Formatting, layout, spelling, and grammar corrections. Changed the data sheet classification (was "Product Preview", is "Advance Information"). Added the "EzPort Electrical Specifications" section. Updated the "ESD Protection" section. |
| 7 (Aug 2008) | Changed document type from Advance Information to Technical Data. Added supported device list in subtitle. Removed preliminary text from electrical specifications section as device is fully characterized. Corrected I_{VREFH}, VREFH current unit from "m" to "mA" in ADC specification table. Changed V_{OFFSET} from TBD to — in ADC specification table. |
| 8 (Jun 2009) | Updated Orderable Part Number Summary table to include MCF52233CAL60A, MCF52235CAL60A, and MCF52236AF50A parts |



How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF52235 Rev. 10 3/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2011. All rights reserved.

