



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	Ethernet, I ² C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52232caf50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCF	52235 Family Configurations	Figure 14.Test Clock Input Timing
	1.1	Block Diagram4	Figure 15.Boundary Scan (JTAG) Timing
	1.2	Features	Figure 16.Test Access Port Timing
	1.3	Reset Signals	Figure 17.TRST Timing
	1.4	PLL and Clock Signals	Figure 18.Real-Time Trace AC Timing
	1.5	Mode Selection	Figure 19.BDM Serial Port AC Timing
	1.6	External Interrupt Signals	1 to the Table of
	1.7	Queued Serial Peripheral Interface (QSPI)23	List of Tables
	1.8	Fast Ethernet Controller EPHY Signals	Table 1. MCF52235 Family Configurations
	1.9	I ² C I/O Signals	Table 2. Orderable Part Number Summary
	1.10	UART Module Signals24	Table 3. Pin Functions by Primary and Alternate Purpose 17
		DMA Timer Signals	Table 4. Reset Signals
		ADC Signals	Table 5. PLL and Clock Signals
	1.13	General Purpose Timer Signals	Table 6. Mode Selection Signals
	1.14	Pulse Width Modulator Signals	Table 7. External Interrupt Signals
		Debug Support Signals25	Table 8. Queued Serial Peripheral Interface (QSPI) Signals 23
		EzPort Signal Descriptions	Table 9. Fast Ethernet Controller (FEC) Signals
		Power and Ground Pins	Table 10.I ² C I/O Signals
2	Electr	rical Characteristics	Table 11.UART Module Signals
	2.1	Maximum Ratings	Table 12.DMA Timer Signals
	2.2	ESD Protection	Table 13.ADC Signals
	2.3	DC Electrical Specifications	Table 14.GPT Signals
	2.4	Phase Lock Loop Electrical Specifications	Table 15.PWM Signals
	2.5	General Purpose I/O Timing	Table 16.Debug Support Signals
	2.6	Reset Timing35	Table 17.EzPort Signal Descriptions 27
	2.7	I ² C Input/Output Timing Specifications36	Table 18. Power and Ground Pins
	2.8	EPHY Parameters38	Table 19. Absolute Maximum Ratings,
	2.9	Analog-to-Digital Converter (ADC) Parameters 40	Table 20.Thermal Characteristics
		DMA Timers Timing Specifications	Table 21.ESD Protection Characteristics
			Table 22.DC Electrical Specifications
		QSPI Electrical Specifications	Table 23. Active Current Consumption Specifications
		JTAG and Boundary Scan Timing44	Table 24. Current Consumption Specifications in
		Debug AC Timing Specifications	Low-Power Modes
3		anical Outline Drawings	Table 25.PLL Electrical Specifications
_	3.1	80-pin LQFP Package47	Table 26.GPIO Timing
	3.2	112-pin LQFP Package	Table 27. Reset and Configuration Override Timing
	3.3	121 MAPBGA Package51	Table 28.I ² C Input Timing Specifications between
4	Revis	ion History	I2C_SCL and I2C_SDA
			Table 29. I ² C Output Timing Specifications between
		Figures	I2C_SCL and I2C_SDA
Fi	gure 1.	.MCF52235 Block Diagram 4	Table 30.EPHY Timing Parameters
Fi	gure 2	.80-pin LQFP Pin Assignments	Table 31.10BASE-T SQE (Heartbeat) Timing Parameters 38
Fi	gure 3.	.112-pin LQFP Pin Assignments	Table 32.10BASE-T Jab and Unjab Timing Parameters 39
Fi	gure 4	.121 MAPBGA Pin Assignments	Table 33.10BASE-T Transceiver Characteristics 40
Fi	gure 5	Suggested Connection Scheme for Power and Ground 28	Table 34.100BASE-TX Transceiver Characteristics 40
Fi	gure 6	.GPIO Timing	Table 35.ADC Parameters
Fi	gure 7	.RSTI and Configuration Override Timing	Table 36.Timer Module AC Timing Specifications 42
Fi	gure 8	.I ² C Input/Output Timings	Table 37.EzPort Electrical Specifications
		.EPHY Timing	Table 38.QSPI Modules AC Timing Specifications 43
		0.10BASE-T SQE (Heartbeat) Timing	Table 39.JTAG and Boundary Scan Timing
Fi	gure 1	1.10BASE-T Jab and Unjab Timing	Table 40.Debug AC Timing Specification
		2.Equivalent Circuit for A/D Loading 42	Table 41.Revision History
Fi	gure 1	3.QSPI Timing	•



MCF52235 Family Configurations

- Unique vector number for each interrupt source
- Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
- Support for hardware and software interrupt acknowledge (IACK) cycles
- Combinatorial path to provide wake-up from low power modes
- DMA controller
 - Four fully programmable channels
 - Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4 x 32-bit) burst transfers
 - Source/destination address pointers that can increment or remain constant
 - 24-bit byte transfer counter per channel
 - Auto-alignment transfers supported for efficient block movement
 - Bursting and cycle steal support
 - Software-programmable DMA requesters for the UARTs (3) and 32-bit timers (4)
- Reset
 - Separate reset in and reset out signals
 - Seven sources of reset:
 - Power-on reset (POR)
 - External
 - Software
 - Watchdog
 - Loss of clock
 - Loss of lock
 - Low-voltage detection (LVD)
 - Status flag indication of source of last reset
- Chip integration module (CIM)
 - System configuration during reset
 - Selects one of three clock modes
 - Configures output pad drive strength
 - Unique part identification number and part revision number
- General purpose I/O interface
 - Up to 56 bits of general purpose I/O
 - Bit manipulation supported via set/clear functions
 - Programmable drive strengths
 - Unused peripheral pins may be used as extra GPIO
- JTAG support for system level board testing

1.2.2 V2 Core Overview

The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction execution and calculates operand effective addresses, if needed.

The V2 core implements the ColdFire instruction set architecture revision A+ with added support for a separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the MCF52235 core includes the enhanced multiply-accumulate (EMAC) unit for improved signal processing capabilities. The EMAC implements a three-stage arithmetic

_	1	2	3	4	5	6	7	8	9	10	11
Α	TCLK	SDA	SCL	ĪRQ15	ĪRQ14	ĪRQ13	VSSA	VDDA	AN1	AN7	AN5
В	TMS	RCON	GPT0	GPT3	PWM5	PWM1	VRL	VRH	AN2	AN6	AN4
С	TRST	TDO	TDI	GPT2	PWM7	PWM3	ĪRQ12	AN0	AN3	LNKLED	ACTLED
D	DTIN1	DTIN0	ALLPST	GPT1	VDDX	VDDX	VDD	VDDR	PST2	PST3	SPDLED
Е	DDATA3	ĪRQ9	ĪRQ8	VSS	VSS	VDDX	VSS	VDD	PST0	PST1	PHY_RXN
F	DDATA0	DDATA1	DDATA2	VSS	VSS	VSS	VSS	VSS	PHY_VSSRX	PHY_VDDRX	PHY_RXP
G	DTIN2	ĪRQ5	ĪRQ6	JTAG_EN	VDDX	VDDX	VDDX	PHY_VSSA	PHY_VSSTX	PHY_VDDTX	PHY_TXP
Н	DTIN3	URTS0	URTS1	QSPI_DIN	QSPI_CS1	VDDX	TEST	TXLED	RXLED	PHY_VDDA	PHY_TXN
J	SYNCB	UCTS0	UCTS1	QSPI_DOUT	QSPI_CS2	RSTI	XTAL	ĪRQ1	COLLED	DUPLED	PHY_RBIAS
K	SYNCA	URXD0	URXD1	QSPI_CLK	QSPI_CS3	VDDPLL	VSSPLL	ĪRQ2	ĪRQ11	URTS2	URXD2
L	ĪRQ10	UTXD0	UTXD1	QSPI_CS0	ĪRQ4	RSTO	EXTAL	ĪRQ3	ĪRQ7	UCTS2	UTXD2

Figure 4. 121 MAPBGA Pin Assignments



Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Pin Group	Primary Function	SecondaryF unction	Tertiary Function	Quaternary Function	Drive Strength/ Control ¹	Wired OR Control	Pull-up/ Pull-down ²	Pin on 121 MAPBGA	Pin on 112 LQFP	Pin on 80 LQFP
Continued	IRQ11	_	_	PGP[3]	PSDR[43]	_	Pull-Up ⁶	K9	57	41
Interrupts ³	IRQ10	_	_	PGP[2]	PSDR[42]	_	Pull-Up ⁶	L1	29	_
	IRQ9	_	_	PGP[1]	PSDR[41]	_	Pull-Up ⁶	E2	11	_
	IRQ8	_	_	PGP[0]	PSDR[40]	_	Pull-Up	E3	10	_
	IRQ7	_	_	PNQ[7]	Low	_	Pull-Up ⁶	L9	56	40
	IRQ6	_	FEC_RXER	PNQ[6]	Low	_	Pull-Up ⁶	G3	19	_
	IRQ5	_	FEC_RXD[1]	PNQ[5]	Low	_	Pull-Up ⁶	G2	20	_
	IRQ4	_	_	PNQ[4]	Low	_	Pull-Up ⁶	L5	41	29
	IRQ3	_	FEC_RXD[2]	PNQ[3]	Low	_	Pull-Up ⁶	L8	53	_
	IRQ2	_	FEC_RXD[3]	PNQ[2]	Low	_	Pull-Up ⁶	K8	54	_
	IRQ1	SYNCA	PWM1	PNQ[1]	High	_	Pull-Up ⁶	J8	55	39
JTAG/BDM	JTAG_EN	_	_	_	N/A	N/A	Pull-Down	G4	18	12
	TCLK/ PSTCLK	CLKOUT	_	_	High	_	Pull-Up ⁷	A1	1	1
	TDI/DSI	_	_	_	N/A	N/A	Pull-Up ⁷	C3	4	4
	TDO/DSO	_	_	_	High	N/A	_	C2	5	5
	TMS/BKPT	_	_	_	N/A	N/A	Pull-Up ⁷	B1	2	2
	TRST/DSCLK	_	_	_	N/A	N/A	Pull-Up	C1	6	6
Mode Selection	RCON/EZPCS	_	_	_	N/A	N/A	Pull-Up	B2	3	3
PWM	PWM7	_	_	PTD[3]	PDSR[31]	_	_	C5	104	_
	PWM5	_	_	PTD[2]	PDSR[30]	_	_	B5	103	
	PWM3	_	_	PTD[1]	PDSR[29]	_	_	C6	100	_
	PWM1	_	_	PTD[0]	PDSR[28]	_	_	B6	99	_



Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Pin Group	Primary Function	SecondaryF unction	Tertiary Function	Quaternary Function	Drive Strength/ Control ¹	Wired OR Control	Pull-up/ Pull-down ²	Pin on 121 MAPBGA	Pin on 112 LQFP	Pin on 80 LQFP
QSPI ³	QSPI_DIN/ EZPD	CANRX ⁴	URXD1	PQS[1]	PDSR[2]	PWOR[4]	_	H4	34	25
	QSPI_DOUT/E ZPQ	CANTX ⁴	UTXD1	PQS[0]	PDSR[1]	PWOR[5]	_	J4	35	26
	QSPI_CLK/ EZPCK	SCL	URTS1	PQS[2]	PDSR[3]	PWOR[6]	Pull-Up ⁸	K4	36	27
	QSPI_CS3	SYNCA	SYNCB	PQS[6]	PDSR[7]	_	_	K5	40	_
	QSPI_CS2	_	FEC_TXCLK	PQS[5]	PDSR[6]	_	_	J5	39	_
	QSPI_CS1	_	FEC_TXEN	PQS[4]	PDSR[5]	_	_	H5	38	_
	QSPI_CS0	SDA	UCTS1	PQS[3]	PDSR[4]	PWOR[7]	Pull-Up ⁸	L4	37	28
Reset ⁹	RSTI	_	_	_	N/A	N/A	Pull-Up ⁹	J6	44	32
	RSTO	_	_	_	high	_	_	L6	46	34
Test	TEST	_	_	_	N/A	N/A	Pull-Down	H7	50	38
Timers,	GPT3	FEC_TXD[3]	PWM7	PTA[3]	PDSR[23]	_	Pull-Up ¹⁰	B4	107	75
16-bit ³	GPT2	FEC_TXD[2]	PWM5	PTA[2]	PDSR[22]	_	Pull-Up ¹⁰	C4	108	76
	GPT1	FEC_TXD[1]	PWM3	PTA[1]	PDSR[21]	_	Pull-Up ¹⁰	D4	109	77
	GPT0	FEC_TXER	PWM1	PTA[0]	PDSR[20]	_	Pull-Up ¹⁰	В3	110	78
Timers,	DTIN3	DTOUT3	PWM6	PTC[3]	PDSR[19]	_	_	H1	22	14
32-bit	DTIN2	DTOUT2	PWM4	PTC[2]	PDSR[18]	_	_	G1	21	13
	DTIN1	DTOUT1	PWM2	PTC[1]	PDSR[17]	_	_	D1	9	9
	DTIN0	DTOUT0	PWM0	PTC[0]	PDSR[16]	_	_	D2	8	8
UART 0 ³	UCTS0	CANRX ⁴	FEC_RXCLK	PUA[3]	PDSR[11]	_	_	J2	26	18
	URTS0	CANTX ⁴	FEC_RXDV	PUA[2]	PDSR[10]	_	_	H2	25	17
	URXD0	_	FEC_RXD[0]	PUA[1]	PDSR[9]	PWOR[0]	_	K2	30	21
	UTXD0	_	FEC_CRS	PUA[0]	PDSR[8]	PWOR[1]	_	L2	31	22



1.7 Queued Serial Peripheral Interface (QSPI)

Table 8 describes QSPI signals.

Table 8. Queued Serial Peripheral Interface (QSPI) Signals

Signal Name	Abbreviation	Function	I/O
QSPI Synchronous Serial Output	QSPI_DOUT	Provides the serial data from the QSPI and can be programmed to be driven on the rising or falling edge of QSPI_CLK.	0
QSPI Synchronous Serial Data Input	QSPI_DIN	Provides the serial data to the QSPI and can be programmed to be sampled on the rising or falling edge of QSPI_CLK.	I
QSPI Serial Clock	QSPI_CLK	Provides the serial clock from the QSPI. The polarity and phase of QSPI_CLK are programmable.	0
Synchronous Peripheral Chip Selects	QSPI_CS[3:0]	QSPI peripheral chip selects that can be programmed to be active high or low.	0

1.8 Fast Ethernet Controller EPHY Signals

Table 9 describes the Fast Ethernet Controller (FEC) signals.

Table 9. Fast Ethernet Controller (FEC) Signals

Signal Name	Abbreviation	Function	I/O
Twisted Pair Input +	RXP	Differential Ethernet twisted-pair input pin. This pin is high-impedance out of reset.	I
Twisted Pair Input -	RXN	Differential Ethernet twisted-pair input pin. This pin is high-impedance out of reset.	I
Twisted Pair Output +	TXN	Differential Ethernet twisted-pair output pin. This pin is high-impedance out of reset.	0
Twisted Pair Output -	TXP	Differential Ethernet twisted-pair output pin. This pin is high-impedance out of reset.	0
Bias Control Resistor	RBIAS	Connect a 12.4 k Ω (1.0%) external resistor, RBIAS, between the PHY_RBIAS pin and analog ground. Place this resistor as near to the chip pin as possible. Stray capacitance must be kept to less than 10 pF (>50 pF causes instability). No high-speed signals can be permitted in the region of RBIAS.	I
Activity LED	ACT_LED	Indicates when the EPHY is transmitting or receiving	0
Link LED	LINK_LED	Indicates when the EPHY has a valid link	0
Speed LED	SPD_LED	Indicates the speed of the EPHY connection	0
Duplex LED	DUPLED	Indicates the duplex (full or half) of the EPHY connection	0
Collision LED	COLLED	Indicates if the EPHY detects a collision	0
Transmit LED	TXLED	Indicates if the EPHY is transmitting	0
Receive LED	RXLED	Indicates if the EPHY is receiving	0



MCF52235 Family Configurations

1.9 I²C I/O Signals

Table 10 describes the I²C serial interface module signals.

Table 10. I²C I/O Signals

Signal Name	Abbreviation	Function	I/O
Serial Clock		Open-drain clock signal for the for the I ² C interface. Either it is driven by the I ² C module when the bus is in master mode or it becomes the clock input when the I ² C is in slave mode.	I/O
Serial Data	SDA	Open-drain signal that serves as the data input/output for the I ² C interface.	I/O

1.10 UART Module Signals

Table 11 describes the UART module signals.

Table 11. UART Module Signals

Signal Name	Abbreviation	Function	I/O
Transmit Serial Data Output	UTXDn	Transmitter serial data outputs for the UART modules. The output is held high (mark condition) when the transmitter is disabled, idle, or in the local loopback mode. Data is shifted out, LSB first, on this pin at the falling edge of the serial clock source.	0
Receive Serial Data Input	URXDn	Receiver serial data inputs for the UART modules. Data is received on this pin LSB first. When the UART clock is stopped for power-down mode, any transition on this pin restarts it.	I
Clear-to-Send	<u>UCTS</u> n	Indicate to the UART modules that they can begin data transmission.	I
Request-to-Send	<u>URTS</u> n	Automatic request-to-send outputs from the UART modules. This signal can also be configured to be asserted and negated as a function of the RxFIFO level.	0

1.11 DMA Timer Signals

Table 12 describes the signals of the four DMA timer modules.

Table 12. DMA Timer Signals

Signal Name	Abbreviation	Function	I/O
DMA Timer Input	DTINn	Event input to the DMA timer modules.	I
DMA Timer Output	DTOUTn	Programmable output from the DMA timer modules.	0



1.12 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

Table 13. ADC Signals

Signal Name	Abbreviation	Function	I/O
Analog Inputs	AN[7:0]	Inputs to the A-to-D converter.	I
Analog Reference	V _{RH}	Reference voltage high and low inputs.	I
	V _{RL}		I
Analog Supply	V _{DDA}	Isolate the ADC circuitry from power supply noise	_
	V _{SSA}		_

1.13 General Purpose Timer Signals

Table 14 describes the General Purpose Timer Signals.

Table 14. GPT Signals

Signal Name	Abbreviation	Function	1/0
General Purpose Timer Input/Output	GPT[3:0]	Inputs to or outputs from the general purppose timer module	I/O

1.14 Pulse Width Modulator Signals

Table 15 describes the PWM signals.

Table 15. PWM Signals

Signal Name	Abbreviation	Function	1/0
PWM Output Channels	PWM[7:0]	Pulse width modulated output for PWM channels	0

1.15 Debug Support Signals

These signals are used as the interface to the on-chip JTAG controller and also to interface to the BDM logic.

Table 16. Debug Support Signals

Signal Name	Abbreviation	Function	I/O
JTAG Enable	JTAG_EN	Select between debug module and JTAG signals at reset	I
Test Reset	TRST	This active-low signal is used to initialize the JTAG logic asynchronously.	I
Test Clock	TCLK	Used to synchronize the JTAG logic.	I
Test Mode Select	TMS	Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.	I
Test Data Input	TDI	Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.	I



MCF52235 Family Configurations

Table 16. Debug Support Signals (continued)

Signal Name	Abbreviation	Function	I/O
Test Data Output	TDO	Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.	0
Development Serial Clock	DSCLK	Development Serial Clock. Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.	I
Breakpoint	ВКРТ	Breakpoint. Input used to request a manual breakpoint. Assertion of BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status signals (PST[3:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor.	
Development Serial Input	DSI	Development Serial Input. Internally synchronized input that provides data input for the serial communication port to the debug module after the DSCLK has been seen as high (logic 1).	
Development Serial Output	DSO	Development Serial Output. Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high.	0
Debug Data	DDATA[3:0]	Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0].	0
Processor Status Clock	PSTCLK	PSTCLK Processor Status Clock. Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values. If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, PST, and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be re-enabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs. PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing.	
Processor Status Outputs	PST[3:0]	Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0].	0
All Processor Status Outputs	ALLPST	Logical AND of PST[3:0]	0



1.16 EzPort Signal Descriptions

Table 17 contains a list of EzPort external signals

Table 17. EzPort Signal Descriptions

Signal Name	Abbreviation	Function	I/O
EzPort Clock	EZPCK	Shift clock for EzPort transfers	I
EzPort Chip Select	EZPCS	Chip select for signalling the start and end of serial transfers	I
EzPort Serial Data In	EZPD	EZPD is sampled on the rising edge of EZPCK	I
EzPort Serial Data Out	EZPQ	EZPQ transitions on the falling edge of EZPCK	0

1.17 Power and Ground Pins

The pins described in Table 18 provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

Table 18. Power and Ground Pins

Signal Name	Abbreviation	Function	I/O
PLL Analog Supply	VDDPLL, VSSPLL	Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply.	I
Positive Supply	VDD	These pins supply positive power to the core logic.	I
Ground	VSS	This pin is the negative supply (ground) to the chip.	_

Some of the V_{DD} and V_{SS} pins on the device are only to be used for noise bypass. Figure 5 shows a typical connection diagram. Pay particular attention to those pins which show only capacitor connections. Do not connect power supply voltage directly to these pins.



Electrical Characteristics

Table 20. Thermal Characteristics

Characteristic	Characteristic Symbol Package ¹		Value	Unit	
Junction to ambient, natural convection	θ_{JA}	80-pin LQFP, four-layer board	36.0 ^{2,3}	°C/W	
		112-pin LQFP, four-layer board	35.0	1	
		121 MAPBGA, four-layer board	32	1	
		80-pin LQFP, one-layer board ¹	49.0 ¹	1	
		121 MAPBGA, one-layer board ¹	56 ¹	1	
		112-pin LQFP, one-layer board ¹	44.0 ¹		
Junction to ambient (@200 ft/min)	θ_{JMA}	80-pin LQFP, four-layer board	30.0	°C/W	
		112-pin LQFP, four-layer board	29.0		
		121 MAPBGA, four-layer board	28		
		80-pin LQFP, one-layer board ¹	39.0 ¹	1	
		112-pin LQFP, one-layer board ¹	35.0 ¹		
		121 MAPBGA, one-layer board ¹	46 ¹		
Junction to board	θ_{JB}	80-pin LQFP	22.0 ⁴	°C/W	
		112-pin LQFP	23.0		
		121 MAPBGA, four-layer board	18		
Junction to case	$\theta_{\sf JC}$	80-pin LQFP	6.0 ⁵	°C/W	
		112-pin LQFP	6.0		
		121 MAPBGA	10		
Junction to top of package, natural convection	Ψ _{jt}	80-pin LQFP	2.0 ⁶	°C/W	
		112-pin LQFP	2.0 ⁶	1	
		121 MAPBGA	2.0 ⁶		
Maximum operating junction temperature	Tj	All	130	°C	

¹ The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards.

 $^{^2}$ θ_{JMA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JMA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.



Table 23. Active Current Consumption Specifications

			Тур	oical			
Characteristic	Symbol	Running from SRAM, EPHY Off	Running from Flash, EPHY Off	Running from Flash, EPHY 10BaseT	Running from Flash, EPHY 100BaseT	Peak	Unit
Active current, core and I/O PLL @25 MHz PLL @60 MHz	I _{DDR} +I _{DDX} +I _{DDA}	75 130	82 138	150 220	260 310	290 340	mA
Analog supply current Normal operation Low-power STOP	I _{DDA}	20 15	20 15	20 15	20 15	30 50	mΑ μΑ

Table 24. Current Consumption Specifications in Low-Power Modes¹

Mode ²	PLL @25 MHz (typical) ³	PLL @60 MHz (typical) ³	PLL @60 MHz (peak) ⁴	Unit
STOP mode 3 (STPMD[1:0]=11)	0	.2	1.0	mA
STOP mode 2 (STPMD[1:0]=10)	-	7	_	
STOP mode 1 (STPMD[1:0]=01)	10	12	_	
STOP mode 0 (STPMD[1:0]=00)	10	12	_	
WAIT	16	27	_	
DOZE	16	27	_	
RUN	25	45	_	

¹ All values are measured with a 3.30 V power supply.

² Refer to the "Power Management" chapter in the *MCF52235 ColdFire*[®] *Integrated Microcontroller Reference Manual* for more information on low-power modes.

These values were obtained with CLKOUT and all peripheral clocks except for the CFM clock disabled prior to entering low-power mode. The tests were performed at room temperature. All code was executed from flash memory; running code from SRAM further reduces power consumption.

These values were obtained with CLKOUT and all peripheral clocks enabled. All code was executed from flash memory.

Electrical Characteristics

2.4 Phase Lock Loop Electrical Specifications

Table 25. Oscillator and PLL Electrical Specifications

 $(V_{DD} \text{ and } V_{DDPLL} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V})$

Characteristic	Symbol	Min	Max	Unit
Clock Source Frequency Range of EXTAL Frequency Range • Crystal • External ¹	f _{crystal} f _{ext}	0.5 0	25.0 60.0	MHz
PLL reference frequency range	f _{ref_pll}	2	10.0	MHz
System frequency ² External clock mode On-Chip PLL Frequency	f _{sys}	0 f _{ref} / 32	60 60	MHz
Loss of reference frequency ^{3, 5}	f _{LOR}	100	1000	kHz
Self clocked mode frequency ^{4, 5}	f _{SCM}	1	5	MHz
Crystal start-up time ^{5, 6}	t _{cst}	_	10	ms
EXTAL input high voltage Crystal reference External reference	V _{IHEXT}	V _{DD} - 1.0 2.0	V _{DD} 3.0 ⁷	V
EXTAL input low voltage Crystal reference External reference	V _{ILEXT}	V _{SS} V _{SS}	1.0 0.8	V
XTAL output high voltage I _{OH} = 1.0 mA	V _{OL}	V _{DD} –1.0	_	V
XTAL output low voltage I _{OL} = 1.0 mA	V _{OL}	_	0.5	V
XTAL load capacitance ⁸		_	_	pF
PLL lock time ^{5,9}	t _{lpll}	_	500	μS
Power-up to lock time ^{5, 7,9} With crystal reference Without crystal reference	t _{lplk}		10.5 500	ms μs
Duty cycle of reference ⁵	t _{dc}	40	60	% f _{sys}
Frequency un-LOCK range	f _{UL}	-1.5	1.5	% f _{sys}
Frequency LOCK range	fLCK	-0.75	0.75	% f _{sys}
CLKOUT period Jitter ^{5, 6, 8, 10,11} , measured at f _{SYS} Max Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over 2 ms interval)	C _{jitter}		10 0.01	% f _{sys}

¹ In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10

² All internal registers retain data at 0 Hz.

Solution 3 Loss of reference frequency is the reference frequency detected internally that transitions the PLL into self-clocked mode.

Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f_{LOR} with default MFD/RFD settings.

⁵ This parameter is characterized before qualification rather than 100% tested.

⁶ Proper PC board layout procedures must be followed to achieve specifications.



Electrical Characteristics

2.13 JTAG and Boundary Scan Timing

Table 39. JTAG and Boundary Scan Timing

Num	Characteristics ¹	Symbol	Min	Max	Unit
J1	TCLK frequency of operation	f _{JCYC}	DC	1/4	f _{sys/2}
J2	TCLK cycle period	t _{JCYC}	4 × t _{CYC}	_	ns
J3	TCLK clock pulse width	t _{JCW}	26	_	ns
J4	TCLK rise and fall times	t _{JCRF}	0	3	ns
J5	Boundary scan input data setup time to TCLK rise	t _{BSDST}	4	_	ns
J6	Boundary scan input data hold time after TCLK rise	t _{BSDHT}	26	_	ns
J7	TCLK low to boundary scan output data valid	t _{BSDV}	0	33	ns
J8	TCLK low to boundary scan output high Z	t _{BSDZ}	0	33	ns
J9	TMS, TDI input data setup time to TCLK rise	t _{TAPBST}	4	_	ns
J10	TMS, TDI input data hold time after TCLK rise	t _{TAPBHT}	10	_	ns
J11	TCLK low to TDO data valid	t _{TDODV}	0	26	ns
J12	TCLK low to TDO high Z	t _{TDODZ}	0	8	ns
J13	TRST assert time	t _{TRSTAT}	100	_	ns
J14	TRST setup time (negation) to TCLK high	t _{TRSTST}	10	_	ns

¹ JTAG_EN is expected to be a static signal. Hence, it is not associated with any timing.




Figure 14. Test Clock Input Timing



Mechanical Outline Drawings

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

0.25 MM FROM THE LEAD TIP.


- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.254 MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL.

 1. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	OT TO SCALE	
TITLE: 112LD LQFP, 20 X 20 X 1.4 PKG, 0.65 PITCH		DOCUMENT NO): 98ASS23330W	REV: E
		CASE NUMBER: 987-02 25 MAY 200		
		STANDARD: JE	DEC MS-026 BFA	



3.3 121 MAPBGA Package



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: PBGA, LOW PROFILE,		DOCUMENT NO: 98ARE10645D		REV: 0
121 I/O, 12 X 12 PKG,		CASE NUMBER: 1817-01 15 NOV		15 NOV 2005
1 MM PITCH (MAP)		STANDARD: NO	N-JEDEC	



Mechanical Outline Drawings

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.



MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.



DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.



PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHAN		AL OUTLINE PRINT VERSION NOT TO SCALE		
TITLE: PBGA, LOW PROFILE,		DOCUMENT NO): 98ARE10645D	REV: 0
121 I/O, 12 X 12 PKG, 1 MM PITCH (MAP)		CASE NUMBER	2: 1817–01	15 NOV 2005
		STANDARD: NON-JEDEC		

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



4 Revision History

Table 41. Revision History

Revision	Description
2 (Jul 2006)	Updated available packages. Inserted mechanical drawings. Corrected signal pinouts and table.
3 (Feb 2007)	 Changed signal names TIN to DTIN and TOUT to DTOUT to match the MCF52235 ColdFire[®] Integrated Microcontroller Reference Manual. Added overbars to extend over entire UCTSn and URTSn signal name. Added revision history. Formatting, layout, spelling, and grammar corrections. Updated block diagram and feature information to match Revision 3 of the MCF52235 ColdFire[®] Integrated Microcontroller Reference Manual. Deleted the "PSTCLK cycle time" row from the "Debug AC Timing Specifications" table. Added "EPHY Timing" section. Deleted the "RAM standby supply voltage" entry from Table 19. Changed the minimum value for SNR, THD, SFDR, and SINAD in the "ADC parameters" table (was TBD, is "—"). In the "Pin Functions by Primary and Alternate Purpose" table, changed the pin number for IRQ11 on the 80 LQFP package (was "—", is 41). Updated the "Thermal characteristics" table to include proper thermal resistance values. Added two tables, "Active Current Consumption Specifications" and "Current Consumption Specifications in Low-Power Modes", containing the latest current consumption information. Changed the value of T_j in the "Thermal Characteristics" table (was 105 °C, is 130 °C for all packages). Added the following note to and above the "Thermal Characteristics" table: "The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards." Added the value for Ψ_{it} for the 121MAPBGA package (2.0 °C/W).
4 (May 2007)	 Formatting, layout, spelling, and grammar corrections. Added load test condition information to the "General Purpose I/O Timing" section. Added specifications for V_{LVD} and V_{LVDHYS} to the "DC electrical specifications" table.
5 (Sep 2007)	 Formatting, layout, spelling, and grammar corrections. Added information about the MCF52232 and MCF52236 devices. Revised the part number table to include full Freescale orderable part numbers. Synchronized the "Pin Functions by Primary and Alternate Purpose" table in the device reference manual and data sheet. Added specifications for V_{REFL}, V_{REFH}, and V_{DDA} to the "ADC Parameters" table. Added several EPHY specifications.
6 (Oct 2007)	 Formatting, layout, spelling, and grammar corrections. Changed the data sheet classification (was "Product Preview", is "Advance Information"). Added the "EzPort Electrical Specifications" section. Updated the "ESD Protection" section.
7 (Aug 2008)	 Changed document type from Advance Information to Technical Data. Added supported device list in subtitle. Removed preliminary text from electrical specifications section as device is fully characterized. Corrected I_{VREFH}, VREFH current unit from "m" to "mA" in ADC specification table. Changed V_{OFFSET} from TBD to — in ADC specification table.
8 (Jun 2009)	Updated Orderable Part Number Summary table to include MCF52233CAL60A, MCF52235CAL60A, and MCF52236AF50A parts



Revision History

Table 41. Revision History (continued)

Revision	Description
8 Sep 2009	Updated Table 25 — PLL Electrical Specifications.
8 April 2010	Updated Table 37— EzPort Electrical Specifications
22 Mar 2011	Updated Table Oscillator and PLL Electrical Specification. In EXTAL input high voltage updated VDD to 3.0
23-Mar-2011	 Changed EXTAL input high voltage (External reference) Maximum to "3.0V" (Instead of "VDD"). Also, add a note this value has been updated. Updated clock generation feature



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2011. All rights reserved.

Document Number: MCF52235

Rev. 10 3/2011

