



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	Ethernet, I ² C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	73
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52233caf60

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCF	52235 Family Configurations3	Figure 14.Test Clock Input Timing
	1.1	Block Diagram4	Figure 15.Boundary Scan (JTAG) Timing
	1.2	Features	Figure 16.Test Access Port Timing
	1.3	Reset Signals	Figure 17.TRST Timing
	1.4	PLL and Clock Signals	Figure 18.Real-Time Trace AC Timing
	1.5	Mode Selection	Figure 19.BDM Serial Port AC Timing
	1.6	External Interrupt Signals	1 to the Table of
	1.7	Queued Serial Peripheral Interface (QSPI)23	List of Tables
	1.8	Fast Ethernet Controller EPHY Signals	Table 1. MCF52235 Family Configurations
	1.9	I ² C I/O Signals	Table 2. Orderable Part Number Summary
	1.10	UART Module Signals24	Table 3. Pin Functions by Primary and Alternate Purpose 17
		DMA Timer Signals	Table 4. Reset Signals
		ADC Signals	Table 5. PLL and Clock Signals
	1.13	General Purpose Timer Signals	Table 6. Mode Selection Signals
	1.14	Pulse Width Modulator Signals	Table 7. External Interrupt Signals
		Debug Support Signals25	Table 8. Queued Serial Peripheral Interface (QSPI) Signals 23
		EzPort Signal Descriptions	Table 9. Fast Ethernet Controller (FEC) Signals
		Power and Ground Pins	Table 10.I ² C I/O Signals
2	Electr	rical Characteristics	Table 11.UART Module Signals
	2.1	Maximum Ratings	Table 12.DMA Timer Signals
	2.2	ESD Protection	Table 13.ADC Signals
	2.3	DC Electrical Specifications	Table 14.GPT Signals
	2.4	Phase Lock Loop Electrical Specifications	Table 15.PWM Signals
	2.5	General Purpose I/O Timing	Table 16.Debug Support Signals
	2.6	Reset Timing35	Table 17.EzPort Signal Descriptions 27
	2.7	I ² C Input/Output Timing Specifications36	Table 18. Power and Ground Pins
	2.8	EPHY Parameters38	Table 19. Absolute Maximum Ratings,
	2.9	Analog-to-Digital Converter (ADC) Parameters 40	Table 20.Thermal Characteristics
		DMA Timers Timing Specifications	Table 21.ESD Protection Characteristics
			Table 22.DC Electrical Specifications
		QSPI Electrical Specifications	Table 23. Active Current Consumption Specifications
		JTAG and Boundary Scan Timing44	Table 24. Current Consumption Specifications in
		Debug AC Timing Specifications	Low-Power Modes
3		anical Outline Drawings	Table 25.PLL Electrical Specifications
_	3.1	80-pin LQFP Package47	Table 26.GPIO Timing
	3.2	112-pin LQFP Package	Table 27. Reset and Configuration Override Timing
	3.3	121 MAPBGA Package51	Table 28.I ² C Input Timing Specifications between
4	Revis	ion History	I2C_SCL and I2C_SDA
			Table 29. I ² C Output Timing Specifications between
		Figures	I2C_SCL and I2C_SDA
Fi	gure 1.	.MCF52235 Block Diagram 4	Table 30.EPHY Timing Parameters
Fi	gure 2	.80-pin LQFP Pin Assignments	Table 31.10BASE-T SQE (Heartbeat) Timing Parameters 38
Fi	gure 3.	.112-pin LQFP Pin Assignments	Table 32.10BASE-T Jab and Unjab Timing Parameters 39
Fi	gure 4	.121 MAPBGA Pin Assignments	Table 33.10BASE-T Transceiver Characteristics 40
Fi	gure 5	Suggested Connection Scheme for Power and Ground 28	Table 34.100BASE-TX Transceiver Characteristics 40
Fi	gure 6	.GPIO Timing	Table 35.ADC Parameters
Fi	gure 7	.RSTI and Configuration Override Timing	Table 36.Timer Module AC Timing Specifications 42
Fi	gure 8	.I ² C Input/Output Timings	Table 37.EzPort Electrical Specifications
		.EPHY Timing	Table 38.QSPI Modules AC Timing Specifications
		0.10BASE-T SQE (Heartbeat) Timing	Table 39.JTAG and Boundary Scan Timing
Fi	gure 1	1.10BASE-T Jab and Unjab Timing	Table 40.Debug AC Timing Specification
		2.Equivalent Circuit for A/D Loading 42	Table 41.Revision History
Fi	gure 1	3.QSPI Timing	•



module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

1.2.5.2 Flash

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with four banks of 32 K×16-bit flash arrays to generate 256 Kbytes of 32-bit flash memory. These arrays serve as electrically erasable and programmable, non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller which supports interleaved accesses from the 2-cycle flash arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash programming interface that allows the flash to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips. This allows easy device programming via Automated Test Equipment or bulk programming tools.

1.2.6 Cryptography Acceleration Unit

The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized operations to increase the throughput of software-based encryption and message digest functions, specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical acceleration to software-based cryptographic algorithms at a minimal hardware cost.

1.2.7 Power Management

The MCF52235 incorporates several low-power modes of operation which are entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point.

1.2.8 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

1.2.9 **UARTs**

The MCF52235 has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.



1.2.24 Package Pinouts

Figure 2 shows the pinout configuration for the 80-pin LQFP.




Figure 2. 80-pin LQFP Pin Assignments

Figure 3 shows the pinout configuration for the 112-pin LQFP.

_	1	2	3	4	5	6	7	8	9	10	11
Α	TCLK	SDA	SCL	ĪRQ15	ĪRQ14	ĪRQ13	VSSA	VDDA	AN1	AN7	AN5
В	TMS	RCON	GPT0	GPT3	PWM5	PWM1	VRL	VRH	AN2	AN6	AN4
С	TRST	TDO	TDI	GPT2	PWM7	PWM3	ĪRQ12	AN0	AN3	LNKLED	ACTLED
D	DTIN1	DTIN0	ALLPST	GPT1	VDDX	VDDX	VDD	VDDR	PST2	PST3	SPDLED
Е	DDATA3	ĪRQ9	ĪRQ8	VSS	VSS	VDDX	VSS	VDD	PST0	PST1	PHY_RXN
F	DDATA0	DDATA1	DDATA2	VSS	VSS	VSS	VSS	VSS	PHY_VSSRX	PHY_VDDRX	PHY_RXP
G	DTIN2	ĪRQ5	ĪRQ6	JTAG_EN	VDDX	VDDX	VDDX	PHY_VSSA	PHY_VSSTX	PHY_VDDTX	PHY_TXP
Н	DTIN3	URTS0	URTS1	QSPI_DIN	QSPI_CS1	VDDX	TEST	TXLED	RXLED	PHY_VDDA	PHY_TXN
J	SYNCB	UCTS0	UCTS1	QSPI_DOUT	QSPI_CS2	RSTI	XTAL	ĪRQ1	COLLED	DUPLED	PHY_RBIAS
K	SYNCA	URXD0	URXD1	QSPI_CLK	QSPI_CS3	VDDPLL	VSSPLL	ĪRQ2	ĪRQ11	URTS2	URXD2
L	ĪRQ10	UTXD0	UTXD1	QSPI_CS0	ĪRQ4	RSTO	EXTAL	ĪRQ3	ĪRQ7	UCTS2	UTXD2

Figure 4. 121 MAPBGA Pin Assignments



Table 3. Pin Functions by Primary and Alternate Purpose

Pin Group	Primary Function	SecondaryF unction	Tertiary Function	Quaternary Function	Drive Strength/ Control ¹	Wired OR Control	Pull-up/ Pull-down ²	Pin on 121 MAPBGA	Pin on 112 LQFP	Pin on 80 LQFP
ADC ³	AN7	_	_	PAN[7]	Low	_	_	A10	88	64
	AN6	_	_	PAN[6]	Low	_	_	B10	87	63
	AN5	_	_	PAN[5]	Low	_	_	A11	86	62
	AN4	_	_	PAN[4]	Low	_	_	B11	85	61
	AN3	_	_	PAN[3]	Low	_	_	C9	89	65
	AN2	_	_	PAN[2]	Low	_	_	B9	90	66
	AN1	_	_	PAN[1]	Low	_	_	A9	91	67
	AN0	_	_	PAN[0]	Low	_	_	C8	92	68
	SYNCA	CANTX ⁴	FEC_MDIO	PAS[3]	PDSR[39]	_	_	K1	28	20
	SYNCB	CANRX ⁴	FEC_MDC	PAS[2]	PDSR[39]	_	_	J1	27	19
	VDDA	_	_	_	N/A	N/A	_	A8	93	69
	VSSA	_	_	_	N/A	N/A	_	A7	96	72
	VRH	_	_	_	N/A	N/A	_	B8	94	70
	VRL	_	_	_	N/A	N/A	_	B7	95	71
Clock	EXTAL	_	_	_	N/A	N/A	_	L7	48	36
Generation	XTAL	_	_	_	N/A	N/A	_	J7	49	37
	VDDPLL ⁵	_	_	_	N/A	N/A	_	K6	45	33
	VSSPLL	_	_	_	N/A	N/A	_	K7	47	35
Debug	ALLPST	_	_	_	High	_	_	D3	7	7
Data	DDATA[3:0]	_	_	PDD[7:4]	High	_	_	E1, F3,F2, F1	12,13,16,17	_
	PST[3:0]	_	_	PDD[3:0]	High	_	_	D10, D9, E10, E9	80,79,78,77	_

MCF52235 ColdFire Microcontroller, Rev. 10



Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Pin Group	Primary Function	SecondaryF unction	Tertiary Function	Quaternary Function	Drive Strength/ Control ¹	Wired OR Control	Pull-up/ Pull-down ²	Pin on 121 MAPBGA	Pin on 112 LQFP	Pin on 80 LQFP
Ethernet	ACTLED	_	_	PLD[0]	PDSR[32]	PWOR[8]	_	C11	84	60
LEDs	COLLED	_	_	PLD[4]	PDSR[36]	PWOR[12]	_	J9	58	42
	DUPLED	_	_	PLD[3]	PDSR[35]	PWOR[11]	_	J10	59	43
	LNKLED	_	_	PLD[1]	PDSR[33]	PWOR[9]	_	C10	83	59
	SPDLED	_	_	PLD[2]	PDSR[34]	PWOR[10]	_	D11	81	57
	RXLED	_	_	PLD[5]	PDSR[37]	PWOR[13]	_	H9	52	_
	TXLED	_	_	PLD[6]	PDSR[38]	PWOR[14]	_	H8	51	_
	VDDR	_	_	_	_		_	D8	82	58
Ethernet	PHY_RBIAS	_	_	_	_			J11	66	46
PHY	PHY_RXN	_	_	_	_	_		E11	74	54
	PHY_RXP	_	_	_	_			F11	73	53
	PHY_TXN	_	_	_	_			H11	71	51
	PHY_TXP	_	_	_	_			G11	70	50
	PHY_VDDA ⁵	_	_	_		N/A		H10	68	48
	PHY_VDDRX ⁵	_	_	_		N/A		F10	75	55
	PHY_VDDTX ⁵	_	_	_		N/A		G10	69	49
	PHY_VSSA	_	_	_		N/A		G8	67	47
	PHY_VSSRX	_	_	_		N/A		F9	76	56
	PHY_VSSTX	_	_	_		N/A		G9	72	52
I ² C	SCL	CANTX ⁴	UTXD2	PAS[0]	PDSR[0]		Pull-Up ⁶	A3	111	79
	SDA	CANRX ⁴	URXD2	PAS[1]	PDSR[0]		Pull-Up ⁶	A2	112	80
Interrupts ³	IRQ15	_	_	PGP[7]	PSDR[47]		Pull-Up ⁶	A4	106	
	IRQ14	_	_	PGP[6]	PSDR[46]		Pull-Up ⁶	A 5	105	
	IRQ13	_	_	PGP[5]	PSDR[45]		Pull-Up ⁶	A6	98	
	IRQ12	_	_	PGP[4]	PSDR[44]		Pull-Up ⁶	C7	97	_



1.3 Reset Signals

Table 4 describes signals that are used to either reset the chip or as a reset indication.

Table 4. Reset Signals

Signal Name	Abbreviation	Function	I/O
Reset In		Primary reset input to the device. Asserting RSTI immediately resets the CPU and peripherals.	Ι
Reset Out	RSTO	Driven low for 512 CPU clocks after the reset source has deasserted.	0

1.4 PLL and Clock Signals

Table 5 describes signals that are used to support the on-chip clock generation circuitry.

Table 5. PLL and Clock Signals

Signal Name	Abbreviation	Function	I/O
External Clock In	EXTAL	Crystal oscillator or external clock input.	Ι
Crystal	XTAL	Crystal oscillator output.	0
Clock Out	CLKOUT	This output signal reflects the internal system clock.	0

1.5 Mode Selection

Table 6 describes signals used in mode selection, Table 6 describes particular clocking modes.

Table 6. Mode Selection Signals

Signal Name	Abbreviation	Function	I/O
Reset Configuration	RCON	The Serial Flash Programming mode is entered by asserting the RCON pin (with the TEST pin negated) as the chip comes out of reset. During this mode, the EzPort has access to the Flash memory which can be programmed from an external device.	
Test	TEST	Reserved for factory testing only and in normal modes of operation should be connected to VSS to prevent unintentional activation of test functions.	Ι

1.6 External Interrupt Signals

Table 7 describes the external interrupt signals.

Table 7. External Interrupt Signals

Signal Name	Abbreviation	Function	I/O
External Interrupts	ĪRQ[15:1]	External interrupt sources.	I



1.7 Queued Serial Peripheral Interface (QSPI)

Table 8 describes QSPI signals.

Table 8. Queued Serial Peripheral Interface (QSPI) Signals

Signal Name	Abbreviation	Function	I/O
QSPI Synchronous Serial Output	QSPI_DOUT	Provides the serial data from the QSPI and can be programmed to be driven on the rising or falling edge of QSPI_CLK.	0
QSPI Synchronous Serial Data Input	QSPI_DIN	Provides the serial data to the QSPI and can be programmed to be sampled on the rising or falling edge of QSPI_CLK.	I
QSPI Serial Clock	QSPI_CLK	Provides the serial clock from the QSPI. The polarity and phase of QSPI_CLK are programmable.	0
Synchronous Peripheral Chip Selects	QSPI_CS[3:0]	QSPI peripheral chip selects that can be programmed to be active high or low.	0

1.8 Fast Ethernet Controller EPHY Signals

Table 9 describes the Fast Ethernet Controller (FEC) signals.

Table 9. Fast Ethernet Controller (FEC) Signals

Signal Name	Abbreviation	Function	I/O
Twisted Pair Input +	RXP	Differential Ethernet twisted-pair input pin. This pin is high-impedance out of reset.	I
Twisted Pair Input -	RXN	Differential Ethernet twisted-pair input pin. This pin is high-impedance out of reset.	I
Twisted Pair Output +	TXN	Differential Ethernet twisted-pair output pin. This pin is high-impedance out of reset.	0
Twisted Pair Output -	TXP	Differential Ethernet twisted-pair output pin. This pin is high-impedance out of reset.	0
Bias Control Resistor	RBIAS	Connect a 12.4 k Ω (1.0%) external resistor, RBIAS, between the PHY_RBIAS pin and analog ground. Place this resistor as near to the chip pin as possible. Stray capacitance must be kept to less than 10 pF (>50 pF causes instability). No high-speed signals can be permitted in the region of RBIAS.	I
Activity LED	ACT_LED	Indicates when the EPHY is transmitting or receiving	0
Link LED	LINK_LED	Indicates when the EPHY has a valid link	0
Speed LED	SPD_LED	Indicates the speed of the EPHY connection	0
Duplex LED	DUPLED	Indicates the duplex (full or half) of the EPHY connection	0
Collision LED	COLLED	Indicates if the EPHY detects a collision	0
Transmit LED	TXLED	Indicates if the EPHY is transmitting	0
Receive LED	RXLED	Indicates if the EPHY is receiving	0



1.9 I²C I/O Signals

Table 10 describes the I²C serial interface module signals.

Table 10. I²C I/O Signals

Signal Name	Abbreviation	Function	I/O
Serial Clock		Open-drain clock signal for the for the I ² C interface. Either it is driven by the I ² C module when the bus is in master mode or it becomes the clock input when the I ² C is in slave mode.	I/O
Serial Data	SDA	Open-drain signal that serves as the data input/output for the I ² C interface.	I/O

1.10 UART Module Signals

Table 11 describes the UART module signals.

Table 11. UART Module Signals

Signal Name	Abbreviation	Function	I/O
Transmit Serial Data Output	UTXDn	Transmitter serial data outputs for the UART modules. The output is held high (mark condition) when the transmitter is disabled, idle, or in the local loopback mode. Data is shifted out, LSB first, on this pin at the falling edge of the serial clock source.	0
Receive Serial Data Input	URXDn	Receiver serial data inputs for the UART modules. Data is received on this pin LSB first. When the UART clock is stopped for power-down mode, any transition on this pin restarts it.	I
Clear-to-Send	<u>UCTS</u> n	Indicate to the UART modules that they can begin data transmission.	I
Request-to-Send	<u>URTS</u> n	Automatic request-to-send outputs from the UART modules. This signal can also be configured to be asserted and negated as a function of the RxFIFO level.	0

1.11 DMA Timer Signals

Table 12 describes the signals of the four DMA timer modules.

Table 12. DMA Timer Signals

Signal Name	Abbreviation	Function	
DMA Timer Input	DTINn	Event input to the DMA timer modules.	
DMA Timer Output	DTOUTn	Programmable output from the DMA timer modules.	0



1.12 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

Table 13. ADC Signals

Signal Name	Abbreviation	Function	I/O
Analog Inputs	AN[7:0]	Inputs to the A-to-D converter.	I
Analog Reference	V _{RH}	Reference voltage high and low inputs.	I
	V _{RL}		I
Analog Supply	V _{DDA}	Isolate the ADC circuitry from power supply noise	_
	V _{SSA}		_

1.13 General Purpose Timer Signals

Table 14 describes the General Purpose Timer Signals.

Table 14. GPT Signals

Signal Name Abbreviation		Function	1/0
General Purpose Timer Input/Output	GPT[3:0]	Inputs to or outputs from the general purppose timer module	I/O

1.14 Pulse Width Modulator Signals

Table 15 describes the PWM signals.

Table 15. PWM Signals

Signal Name	Abbreviation	Function	1/0
PWM Output Channels	PWM[7:0]	Pulse width modulated output for PWM channels	0

1.15 Debug Support Signals

These signals are used as the interface to the on-chip JTAG controller and also to interface to the BDM logic.

Table 16. Debug Support Signals

Signal Name	Abbreviation	Function		
JTAG Enable	JTAG_EN	Select between debug module and JTAG signals at reset	I	
Test Reset	TRST	This active-low signal is used to initialize the JTAG logic asynchronously.	I	
Test Clock	TCLK	Used to synchronize the JTAG logic.	I	
Test Mode Select	TMS	Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.	I	
Test Data Input	TDI	Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.	I	



2.1 Maximum Ratings

Table 19. Absolute Maximum Ratings 1, 2

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to +4.0	V
Clock synthesizer supply voltage	V _{DDPLL}	-0.3 to +4.0	V
Digital input voltage ³	V _{IN}	-0.3 to + 4.0	V
EXTAL pin voltage	V _{EXTAL}	0 to 3.3	V
XTAL pin voltage	V _{XTAL}	0 to 3.3	V
Instantaneous maximum current Single pin limit (applies to all pins) ^{4, 5}	I _{DD}	25	mA
Operating temperature range (packaged)	T _A (T _L - T _H)	-40 to 85	°C
Storage temperature range	T _{stg}	-65 to 150	°C

Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

 4 All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Table 20 lists thermal resistance values.

NOTE

The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

Input must be current limited to the I_{DD} value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{in} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (ex; no clock). The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions.



The average chip-junction temperature (T_I) in °C can be obtained from

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JMA})$$
 Eqn. 1

where

- T_A = ambient temperature, °C
- Θ_{JMA} = package thermal resistance, junction-to-ambient, °C/W
- $P_D = P_{INT} + P_{I/O}$
- P_{INT} = chip internal power, $I_{DD} \times V_{DD}$, watts
- $P_{I/O}$ = power dissipation on input and output pins user determined

For most applications, $PI/O \le P_{INT}$ and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_I + 273 \degree C)$$
 Eqn. 2

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273 \,^{\circ}C) + \Theta_{JMA} \times P_D^{-2}$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.2 ESD Protection

Table 21. ESD Protection Characteristics¹

Characteristic	Symbol	Value	Units
ESD target for Human Body Model	НВМ	1500 (ADC and EPHY pins) 2000 (All other pins)	V
ESD target for Charged Device Model	CDM	250	V
HBM circuit description	R _{series}	1500	ohms
	С	100	pF
Number of pulses per pin (HBM) positive pulses negative pulses	_	1 1	_
Number of pulses per pin (CDM) positive pulses negative pulses		3 3	_
Interval of pulses (HBM)	<u> </u>	1.0	sec
Interval of pulses (CDM)	_	0.2	sec

A device is defined as a failure if the device no longer meets the device specification requirements after exposure to ESD pulses. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Electrical Characteristics

2.4 Phase Lock Loop Electrical Specifications

Table 25. Oscillator and PLL Electrical Specifications

 $(V_{DD} \text{ and } V_{DDPLL} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V})$

Characteristic	Symbol	Min	Max	Unit
Clock Source Frequency Range of EXTAL Frequency Range • Crystal • External ¹	f _{crystal} f _{ext}	0.5 0	25.0 60.0	MHz
PLL reference frequency range	f _{ref_pll}	2	10.0	MHz
System frequency ² External clock mode On-Chip PLL Frequency	f _{sys}	0 f _{ref} / 32	60 60	MHz
Loss of reference frequency ^{3, 5}	f _{LOR}	100	1000	kHz
Self clocked mode frequency ^{4, 5}	f _{SCM}	1	5	MHz
Crystal start-up time ^{5, 6}	t _{cst}	_	10	ms
EXTAL input high voltage Crystal reference External reference	V _{IHEXT}	V _{DD} - 1.0 2.0	V _{DD} 3.0 ⁷	V
EXTAL input low voltage Crystal reference External reference	V _{ILEXT}	V _{SS} V _{SS}	1.0 0.8	V
XTAL output high voltage I _{OH} = 1.0 mA	V _{OL}	V _{DD} –1.0	_	V
XTAL output low voltage I _{OL} = 1.0 mA	V _{OL}	_	0.5	V
XTAL load capacitance ⁸		_	_	pF
PLL lock time ^{5,9}	t _{lpll}	_	500	μS
Power-up to lock time ^{5, 7,9} With crystal reference Without crystal reference	t _{lplk}	_ _	10.5 500	ms μs
Duty cycle of reference ⁵	t _{dc}	40	60	% f _{sys}
Frequency un-LOCK range	f _{UL}	-1.5	1.5	% f _{sys}
Frequency LOCK range	fLCK	-0.75	0.75	% f _{sys}
CLKOUT period Jitter ^{5, 6, 8, 10,11} , measured at f _{SYS} Max Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over 2 ms interval)	C _{jitter}		10 0.01	% f _{sys}

¹ In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10

² All internal registers retain data at 0 Hz.

Solution 3 Loss of reference frequency is the reference frequency detected internally that transitions the PLL into self-clocked mode.

Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f_{LOR} with default MFD/RFD settings.

⁵ This parameter is characterized before qualification rather than 100% tested.

⁶ Proper PC board layout procedures must be followed to achieve specifications.



- ⁷ This value has been updated
- Load capacitance determined from crystal manufacturer specifications and include circuit board parasitics.
- Assuming a reference is available at power up, lock time is measured from the time V_{DD} and V_{DDPLL} are valid to \overline{RSTO} negating. If the crystal oscillator is the reference for the PLL, the crystal start up time must be added to the PLL lock time to determine the total start-up time.
- 10 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum $f_{\rm sys}$. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via VDDPLL and VSSPLL and variation in crystal oscillator frequency increase the Ciitter percentage for a given interval
- $^{\rm 11}$ Based on slow system clock of 40 MHz measured at $\rm f_{\rm sys}$ max.

General Purpose I/O Timing 2.5

GPIO can be configured for certain pins of the QSPI, timers, UARTs, FEC, and interrupts. When in GPIO mode, the timing specification for these pins is given in Table 26 and Figure 6.

The GPIO timing is met under the following load test conditions:

- $50 \text{ pF} / 50 \Omega$ for high drive
- 25 pF / 25 Ω for low drive

Table 26. GPIO Timing

Num	Characteristic	Symbol	Min	Max	Unit
G1	CLKOUT high to GPIO output valid	t _{CHPOV}	_	10	ns
G2	CLKOUT high to GPIO output invalid	t _{CHPOI}	1.5	_	ns
G3	GPIO input valid to CLKOUT high	t _{PVCH}	9	_	ns
G4	CLKOUT high to GPIO input invalid	t _{CHPI}	1.5	_	ns




Figure 6. GPIO Timing

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10 Freescale Semiconductor 35



Electrical Characteristics

2.8 EPHY Parameters

2.8.1 EPHY Timing

Table 30 and Figure 9 show the relevant EPHY timing parameters.

Table 30. EPHY Timing Parameters

Num	Characteristic	Symbol	Value	Unit
E1	EPHY startup time	t _{Start-Up}	360	μS




Figure 9. EPHY Timing

2.8.2 10BASE-T SQE (Heartbeat) Timing

Table 31 and Figure 10 show the relevant 10BASE-T SQE (heartbeat) timing parameters.

Table 31. 10BASE-T SQE (Heartbeat) Timing Parameters

Characteristic	Symbol	Min	Typ ¹	Max	Units
COL (SQE) delay after TXEN off	t1	_	1.0	_	μS
COL (SQE) pulse duration	t2	_	1.0	_	μS

Typical values are at 25°C.



Table 35. ADC Parameters¹ (continued)

Name	Characteristic	Min	Typical	Max	Unit
f _{ADIC}	ADC internal clock	0.1	_	5.0	MHz
R _{AD}	Conversion range	V_{REFL}	_	V _{REFH}	V
t _{ADPU}	ADC power-up time ⁵	_	6	13	t _{AIC} cycles ⁶
t _{REC}	Recovery from auto standby	_	0	1	t _{AIC} cycles
t _{ADC}	Conversion time	_	6	_	t _{AIC} cycles
t _{ADS}	Sample time	_	1	_	t _{AIC} cycles
C _{ADI}	Input capacitance	_	See Figure 12	_	pF
X _{IN}	Input impedance	_	See Figure 12	_	W
I _{ADI}	Input injection current ⁷ , per pin	_	_	3	mA
I _{VREFH}	V _{REFH} current	_	0	_	mA
V _{OFFSET}	Offset voltage internal reference	_	±11	±15	mV
E _{GAIN}	Gain error (transfer path)	.99	1	1.01	_
V _{OFFSET}	Offset voltage external reference	_	±3	_	mV
SNR	Signal-to-noise ratio	_	62 to 66	_	dB
THD	Total harmonic distortion	_	−75	_	dB
SFDR	Spurious free dynamic range	_	75	_	dB
SINAD	Signal-to-noise plus distortion	_	65	_	dB
ENOB	Effective number OF bits	9.1	10.6	_	Bits

All measurements were made at V_{DD} = 3.3V, V_{REFH} = 3.3V, and V_{REFL} = ground

2.9.1 Equivalent Circuit for ADC Inputs

Figure 10-17 shows the ADC input circuit during sample and hold. S1 and S2 are always open/closed at the same time that S3 is closed/open. When S1/S2 are closed and S3 is open, one input of the sample and hold circuit moves to $(V_{REFH}-V_{REFL})/2$, while the other charges to the analog input voltage. When the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended analog input is switched to a differential voltage centered about $(V_{REFH}-V_{REFL})/2$. The switches switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). There are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into the S/H output voltage, as S1 provides isolation during the charge-sharing phase. One aspect of this circuit is that there is an ongoing input current, which is a function of the analog input voltage, V_{REF} , and the ADC clock frequency.

 $^{^{2}}$ INL measured from $V_{IN} = V_{REFL}$ to $V_{IN} = V_{REFH}$

³ LSB = Least Significant Bit

 $^{^4}$ INL measured from $V_{\text{IN}} = 0.1 V_{\text{REFH}} \, \text{to} \, \, V_{\text{IN}} = 0.9 V_{\text{REFH}}$

⁵ Includes power-up of ADC and V_{REE}

⁶ ADC clock cycles

The current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC



Table 37. EzPort Electrical Specifications (continued)

Name	Characteristic	Min	Max	Unit
EP7	EPCK low to EPQ output valid (out setup)	_	12	ns
EP8	EPCK low to EPQ output invalid (out hold)	0	_	ns
EP9	EPCS_B negation to EPQ tri-state	_	12	ns

2.12 QSPI Electrical Specifications

Table 38 lists QSPI timings.

Table 38. QSPI Modules AC Timing Specifications

Name	Characteristic	Min	Max	Unit
QS1	QSPI_CS[3:0] to QSPI_CLK	1	510	t _{CYC}
QS2	QSPI_CLK high to QSPI_DOUT valid	_	10	ns
QS3	QSPI_CLK high to QSPI_DOUT invalid (output hold)	2	_	ns
QS4	QSPI_DIN to QSPI_CLK (input setup)	9	_	ns
QS5	QSPI_DIN to QSPI_CLK (input hold)	9	_	ns

The values in Table 38 correspond to Figure 13.





Figure 13. QSPI Timing



3.2 112-pin LQFP Package



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 112LD LQFP		DOCUMENT NO): 98ASS23330W	REV: E
20 X 20 X 1.4 0.65 PITCH		CASE NUMBER	2: 987–02	25 MAY 2005
		STANDARD: JE	DEC MS-026 BFA	



Mechanical Outline Drawings

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

0.25 MM FROM THE LEAD TIP.

- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.254 MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL.

 1. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 112LD LQFP, 20 X 20 X 1.4 PKG, 0.65 PITCH		DOCUMENT NO): 98ASS23330W	REV: E
		CASE NUMBER: 987-02 25 MAY 20		25 MAY 2005
		STANDARD: JE	DEC MS-026 BFA	



Mechanical Outline Drawings

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.



MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.



DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.



PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANI		L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: PBGA, LOW PROFILE,		DOCUMENT NO: 98ARE10645D		REV: 0
121 I/O, 12 X 12 PKG,		CASE NUMBER: 1817-01		15 NOV 2005
1 MM PITCH (MAP)		STANDARD: NO	N-JEDEC	

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10