

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	Ethernet, I ² C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf52236caf50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	MCF5	52235 Family Configurations	.3
	1.1	Block Diagram.	
	1.2	Features	.4
	1.3	Reset Signals	22
	1.4	PLL and Clock Signals	2
	1.5	Mode Selection	2
	1.6	External Interrupt Signals	22
	1.7	Queued Serial Peripheral Interface (QSPI)	23
	1.8	Fast Ethernet Controller EPHY Signals	23
	1.9	I ² C I/O Signals	
	1.10	UART Module Signals	24
	1.11	DMA Timer Signals	24
	1.12	ADC Signals	25
	1.13	General Purpose Timer Signals	25
	1.14	Pulse Width Modulator Signals	25
	1.15	Debug Support Signals	
	1.16	EzPort Signal Descriptions	
	1.17	Power and Ground Pins	
2	Electr	rical Characteristics	28
	2.1	Maximum Ratings	29
	2.2	ESD Protection	
	2.3	DC Electrical Specifications	32
	2.4	Phase Lock Loop Electrical Specifications	
	2.5	General Purpose I/O Timing	
	2.6	Reset Timing	
	2.7	I ² C Input/Output Timing Specifications	6
	2.8	EPHY Parameters	
	2.9	Analog-to-Digital Converter (ADC) Parameters4	
	2.10	DMA Timers Timing Specifications	
	2.11	EzPort Electrical Specifications4	
	2.12	QSPI Electrical Specifications	3
	2.13	JTAG and Boundary Scan Timing	
	2.14	Debug AC Timing Specifications	
3	Mech	anical Outline Drawings	
	3.1	80-pin LQFP Package4	
	3.2	112-pin LQFP Package	
	3.3	121 MAPBGA Package	
4	Revis	ion History	53
		Figures	
		.MCF52235 Block Diagram	
			4
	-	.112-pin LQFP Pin Assignments 1	
			6
		Suggested Connection Scheme for Power and Ground 2	28
			35
Fi	gure 7.		86
			37
Fig	gure 9.	.EPHY Timing 3	
		0.10BASE-T SQE (Heartbeat) Timing	
		1.10BASE-T Jab and Unjab Timing 3	
Fig	gure 12	2.Equivalent Circuit for A/D Loading 4	2

Figure 14.Test Clock Input Timing Figure 15.Boundary Scan (JTAG) Timing	
Figure 16.Test Access Port Timing	
Figure 17.TRST Timing	
Figure 18.Real-Time Trace AC Timing	
Figure 19.BDM Serial Port AC Timing	
	40
List of Tables	
Table 1. MCF52235 Family Configurations	
Table 2. Orderable Part Number Summary	
Table 3. Pin Functions by Primary and Alternate Purpose	
Table 4. Reset Signals	
Table 5. PLL and Clock Signals	
Table 6. Mode Selection Signals	
Table 7. External Interrupt Signals	
Table 8. Queued Serial Peripheral Interface (QSPI) Signals	
Table 9. Fast Ethernet Controller (FEC) Signals	
Table 10.I ² C I/O Signals	
Table 11.UART Module Signals	
Table 12.DMA Timer Signals	
Table 13.ADC Signals	
Table 14.GPT Signals	
Table 15.PWM Signals	25
Table 16.Debug Support Signals	
Table 17.EzPort Signal Descriptions	27
Table 18. Power and Ground Pins.	
Table 19. Absolute Maximum Ratings,	29
Table 20. Thermal Characteristics.	
Table 21.ESD Protection Characteristics	
Table 22.DC Electrical Specifications	32
Table 23.Active Current Consumption Specifications.	33
Table 24. Current Consumption Specifications in	
Low-Power Modes	
Table 25.PLL Electrical Specifications	
Table 26.GPIO Timing	
Table 27.Reset and Configuration Override Timing	35
Table 28.1 ² C Input Timing Specifications between	
I2C_SCL and I2C_SDA	36
Table 29. I ² C Output Timing Specifications between	~-
I2C_SCL and I2C_SDA	
Table 30.EPHY Timing Parameters	
Table 31.10BASE-T SQE (Heartbeat) Timing Parameters	
Table 32.10BASE-T Jab and Unjab Timing Parameters	
Table 33.10BASE-T Transceiver Characteristics	
Table 34.100BASE-TX Transceiver Characteristics	
Table 35.ADC Parameters	
Table 36.Timer Module AC Timing Specifications	
Table 37.EzPort Electrical Specifications	
Table 38.QSPI Modules AC Timing Specifications.	
Table 39.JTAG and Boundary Scan Timing	
Table 40.Debug AC Timing Specification	
Table 41.Revision History	53

NX





1 MCF52235 Family Configurations

Module	52230	52231	52232	52233	52234	52235	52236
Version 2 ColdFire Core with EMAC (Enhanced Multiply-Accumulate Unit)	•	•	•	•	•	•	•
System Clock (MHz)	60	60	50	60	60	60	50
Performance (Dhrystone 2.1 MIPS)	56	56	46	56	56	56	46
Flash / Static RAM (SRAM)	128/32 Kbytes	128/32 Kbytes	128/32 Kbytes	256/32 Kbytes	256/32 Kbytes	256/32 Kbytes	256/32 Kbytes
Interrupt Controllers (INTC0/INTC1)	•	•	•	•	•	•	•
Fast Analog-to-Digital Converter (ADC)	•	•	•	•	•	•	•
Random Number Generator and Crypto Acceleration Unit (CAU)	—	_	_		_	•	—
FlexCAN 2.0B Module	—	•	-	—	•	•	—
Fast Ethernet Controller (FEC) with on-chip interface (EPHY)	•	•	•	•	•	•	•
Four-channel Direct-Memory Access (DMA)	•	•	•	•	•	•	•
Software Watchdog Timer (WDT)	•	•	•	•	•	•	•
Programmable Interrupt Timer	2	2	2	2	2	2	2
Four-Channel General Purpose Timer	•	•	•	•	•	•	•
32-bit DMA Timers	4	4	4	4	4	4	4
QSPI	•	•	•	•	•	•	•
UART(s)	3	3	3	3	3	3	3
I ² C	•	•	•	•	•	•	•
Eight/Four-channel 8/16-bit PWM Timer	•	•	•	•	•	•	٠
General Purpose I/O Module (GPIO)	•	•	•	•	•	•	•
Chip Configuration and Reset Controller Module	•	•	٠	•	•	•	•
Background Debug Mode (BDM)	•	•	•	•	•	•	٠
JTAG - IEEE 1149.1 Test Access Port ¹	•	•	•	•	•	•	٠
Package	80 LQFP 112 LQFP	80 LQFP 112 LQFP	80 LQFP	80 LQFP 112 LQFP	112 LQFP 121 MAPBGA	112 LQFP 121 MAPBGA	80 LQFP

Table 1. MCF52235 Family Configurations

The full debug/trace interface is available only on the 112- and 121-pin packages. A reduced debug interface is bonded on the 80-pin package.


1




MCF52235 Family Configurations

1.1 Block Diagram

The MCF52235 (or its variants) comes in 80- and 112-pin low-profile quad flat pack packages (LQFP) and a 121 MAPBGA, and operates in single-chip mode only. Figure 1 shows a top-level block diagram of the MCF52235.





1.2 Features

This document contains information on a new product under development. Freescale reserves the right to change or discontinue this product without notice. Specifications and information herein are subject to change without notice.

NP

MCF52235 Family Configurations

- Based on and includes all existing features of the Freescale TouCAN module
- Full implementation of the CAN protocol specification version 2.0B
 - Standard Data and Remote Frames (up to 109 bits long)
 - Extended Data and Remote Frames (up to 127 bits long)
 - 0-8 bytes data length
 - Programmable bit rate up to 1 Mbit/sec
- Flexible Message Buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
- Unused Message Buffer space can be used as general purpose RAM space
- Listen only mode capability
- Content-related addressing
- No read/write semaphores required
- Three programmable mask registers: global for MBs 0-13, special for MB14, and special for MB15
- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Three universal asynchronous/synchronous receiver transmitters (UARTs)
 - 16-bit divider for clock generation
 - Interrupt control logic with maskable interrupts
 - DMA support
 - Data formats can be 5, 6, 7 or 8 bits with even, odd or no parity
 - Up to 2 stop bits in 1/16 increments
 - Error-detection capabilities
 - Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
 - Transmit and receive FIFO buffers
- I²C module
 - Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
 - Fully compatible with industry-standard I²C bus
 - Master and slave modes support multiple masters
 - Automatic interrupt generation with programmable level
- Queued serial peripheral interface (QSPI)
 - Full-duplex, three-wire synchronous transfers
 - Up to four chip selects available
 - Master mode operation only
 - Programmable bit rates up to half the CPU clock frequency
 - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
 - Eight analog input channels
 - 12-bit resolution
 - Minimum 1.125 μ s conversion time
 - Simultaneous sampling of two channels for motor control applications
 - Single-scan or continuous operation
 - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit
 - Unused analog channels can be used as digital I/O

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



MCF52235 Family Configurations

module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

1.2.5.2 Flash

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with four banks of 32 K×16-bit flash arrays to generate 256 Kbytes of 32-bit flash memory. These arrays serve as electrically erasable and programmable, non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller which supports interleaved accesses from the 2-cycle flash arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash programming interface that allows the flash to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips. This allows easy device programming via Automated Test Equipment or bulk programming tools.

1.2.6 Cryptography Acceleration Unit

The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized operations to increase the throughput of software-based encryption and message digest functions, specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical acceleration to software-based cryptographic algorithms at a minimal hardware cost.

1.2.7 Power Management

The MCF52235 incorporates several low-power modes of operation which are entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point.

1.2.8 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

1.2.9 UARTs

The MCF52235 has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.



MCF52235 Family Configurations

1.2.15 Periodic Interrupt Timers (PIT0 and PIT1)

The two periodic interrupt timers (PIT0 and PIT1) are 16-bit timers that provide interrupts at regular intervals with minimal processor intervention. Each timer can count down from the value written in its PIT modulus register or can be a free-running down-counter.

1.2.16 Pulse Width Modulation (PWM) Timers

The MCF52235 has an 8-channel, 8-bit PWM timer. Each channel has a programmable period and duty cycle as well as a dedicated counter. Each of the modulators can create independent continuous waveforms with software-selectable duty rates from 0 to 100%. The PWM outputs have programmable polarity and can be programmed as left-aligned outputs or center-aligned outputs. For higher period and duty cycle resolution, each pair of adjacent channels ([7:6], [5:4], [3:2], and [1:0]) can be concatenated to form a single 16-bit channel. The module can, therefore, be configured to support 8/0, 6/1, 4/2, 2/3, or 0/4 8-/16-bit channels.

1.2.17 Software Watchdog Timer

The watchdog timer is a 32-bit timer that facilitates recovery from runaway code. The watchdog counter is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown.

1.2.18 Phase Locked Loop (PLL)

The clock module contains a crystal oscillator, 8 MHz on-chip relaxation oscillator (OCO), phase-locked loop (PLL), reduced frequency divider (RFD), low-power divider status/control registers, and control logic. To improve noise immunity, the PLL, crystal oscillator, and relaxation oscillator have their own power supply inputs: VDDPLL and VSSPLL. All other circuits are powered by the normal supply pins, VDD and VSS.

1.2.19 Interrupt Controller (INTC0/INTC1)

There are two interrupt controllers on the MCF52235. These interrupt controllers are organized as seven levels with up to nine interrupt sources per level. Each interrupt source has a unique interrupt vector, and provide each peripheral with all necessary interrupts. Each internal interrupt has a programmable level [1-7] and priority within the level. The seven external interrupts have fixed levels/priorities.

1.2.20 DMA Controller

The direct memory access (DMA) controller provides an efficient way to move blocks of data with minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCRn[START] bit or by the occurrence of certain UART or DMA timer events.

1.2.21 Reset

The reset controller determines the source of reset, asserts the appropriate reset signals to the system, and keeps track of what caused the last reset. There are seven sources of reset:

- External reset input
- Power-on reset (POR)
- Watchdog timer
- Phase locked-loop (PLL) loss of lock
- PLL loss of clock
- Software



Pin Group	Primary Function	SecondaryF unction	Tertiary Function	Quaternary Function	Drive Strength/ Control ¹	Wired OR Control	Pull-up/ Pull-down ²	Pin on 121 MAPBGA	Pin on 112 LQFP	Pin on 80 LQFP
ADC ³	AN7	—	_	PAN[7]	Low		—	A10	88	64
-	AN6	—	_	PAN[6]	Low		—	B10	87	63
	AN5	—		PAN[5]	Low	_	—	A11	86	62
	AN4	—	—	PAN[4]	Low	_	—	B11	85	61
	AN3	—	—	PAN[3]	Low	_	—	C9	89	65
	AN2	—		PAN[2]	Low	_	—	B9	90	66
	AN1	—	—	PAN[1]	Low		—	A9	91	67
-	AN0	—		PAN[0]	Low	_	—	C8	92	68
	SYNCA	CANTX ⁴	FEC_MDIO	PAS[3]	PDSR[39]		—	K1	28	20
	SYNCB	CANRX ⁴	FEC_MDC	PAS[2]	PDSR[39]		—	J1	27	19
	VDDA	—	—	_	N/A	N/A	—	A8	93	69
	VSSA	—	_	—	N/A	N/A	—	A7	96	72
	VRH	_			N/A	N/A	—	B8	94	70
	VRL	—	—	_	N/A	N/A	—	B7	95	71
Clock	EXTAL	—	_	—	N/A	N/A	—	L7	48	36
Generation	XTAL	_			N/A	N/A	—	J7	49	37
	VDDPLL ⁵	—	—		N/A	N/A	—	K6	45	33
	VSSPLL	—	—	_	N/A	N/A	—	K7	47	35
Debug	ALLPST	—	—	_	High	_	—	D3	7	7
Data	DDATA[3:0]	—	_	PDD[7:4]	High		—	E1, F3,F2, F1	12,13,16,17	—
	PST[3:0]	-	_	PDD[3:0]	High	_	—	D10, D9, E10, E9	80,79,78,77	_

Table 3. Pin Functions by Primary and Alternate Purpose





1.12 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

Table 13. ADC Signals

Signal Name	Abbreviation	Function	I/O
Analog Inputs	AN[7:0]	Inputs to the A-to-D converter.	I
Analog Reference	V _{RH}	Reference voltage high and low inputs.	I
	V _{RL}		I
Analog Supply	V _{DDA}	Isolate the ADC circuitry from power supply noise	—
	V _{SSA}		

1.13 General Purpose Timer Signals

Table 14 describes the General Purpose Timer Signals.

Table 14. GPT Signals

Signal Name	Abbreviation	Function	I/O
General Purpose Timer Input/Output	GPT[3:0]	Inputs to or outputs from the general purppose timer module	I/O

1.14 Pulse Width Modulator Signals

Table 15 describes the PWM signals.

Table 15. PWM Signals

Signal Name	Abbreviation	Function	I/O
PWM Output Chan	nels PWM[7:0]	Pulse width modulated output for PWM channels	0

1.15 Debug Support Signals


These signals are used as the interface to the on-chip JTAG controller and also to interface to the BDM logic.

Table 16. Debug Support Signals

Signal Name	Abbreviation	Function	
JTAG Enable	JTAG_EN	Select between debug module and JTAG signals at reset	Ι
Test Reset	TRST	This active-low signal is used to initialize the JTAG logic asynchronously.	I
Test Clock	TCLK	Used to synchronize the JTAG logic.	Ι
Test Mode Select	TMS	Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.	I
Test Data Input	TDI	Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.	I

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10





2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF52235, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

NOTE

The parameters specified in this appendix supersede any values found in the module specifications.



2.1 Maximum Ratings

		•	
Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +4.0	V
Clock synthesizer supply voltage	V _{DDPLL}	-0.3 to +4.0	V
Digital input voltage ³	V _{IN}	-0.3 to + 4.0	V
EXTAL pin voltage	V _{EXTAL}	0 to 3.3	V
XTAL pin voltage	V _{XTAL}	0 to 3.3	V
Instantaneous maximum current Single pin limit (applies to all pins) ^{4, 5}	I _{DD}	25	mA
Operating temperature range (packaged)	Т _А (Т _L - Т _Н)	-40 to 85	°C
Storage temperature range	T _{stg}	-65 to 150	°C

Table 19. Absolute Maximum Ratings^{1, 2}

¹ Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

² This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

³ Input must be current limited to the I_{DD} value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.


 4 All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

⁵ The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{in} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (ex; no clock). The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions.

Table 20 lists thermal resistance values.

NOTE

The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards.



The average chip-junction temperature (T_1) in °C can be obtained from

$$T_J = T_A + (P_D \times \Theta_{JMA})$$
 Eqn. 1

where

- T_A = ambient temperature, °C
- Θ_{JMA} = package thermal resistance, junction-to-ambient, °C/W
- $P_D = P_{INT} + P_{I/O}$
- P_{INT} = chip internal power, $I_{DD} \times V_{DD}$, watts
- $P_{I/O}$ = power dissipation on input and output pins user determined

For most applications, $PI/O < P_{INT}$ and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \Theta_{IMA} \times P_D^{-2}$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.2 ESD Protection

Table 21. ESD Protection Characteristics¹

Characteristic	Symbol	Value	Units
ESD target for Human Body Model	HBM	1500 (ADC and EPHY pins) 2000 (All other pins)	V
ESD target for Charged Device Model	CDM	250	V
HBM circuit description	R _{series}	1500	ohms
	С	100	pF
Number of pulses per pin (HBM)			_
positive pulses	—	1	
negative pulses	_	1	
Number of pulses per pin (CDM)			_
positive pulses	—	3	
negative pulses	_	3	
Interval of pulses (HBM)	—	1.0	sec
Interval of pulses (CDM)	—	0.2	sec

¹ A device is defined as a failure if the device no longer meets the device specification requirements after exposure to ESD pulses. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.



2.3 DC Electrical Specifications

Table 22. DC Electrical Specifications ¹

Characteristic	Symbol	Min	Max	Unit
Supply voltage	V _{DD}	3.0	3.6	V
Input high voltage	V _{IH}	$0.7 \times V_{DD}$	4.0	V
Input low voltage	V _{IL}	$V_{SS} - 0.3$	0.35 x V _{DD}	V
Input hysteresis	V _{HYS}	$0.06 \times V_{DD}$	_	mV
Low-voltage detect trip voltage (V _{DD} falling)	V _{LVD}	2.15	2.3	V
Low-voltage detect hysteresis (V _{DD} rising)	V _{LVDHYS}	60	120	mV
Input leakage current $V_{in} = V_{DD}$ or V_{SS} , input-only pins	l _{in}	-1.0	1.0	μΑ
High impedance (off-state) leakage current $V_{in} = V_{DD}$ or V_{SS} , all input/output and output pins	I _{OZ}	-1.0	1.0	μA
Output high voltage (all input/output and all output pins) $I_{OH} = -2.0 \text{ mA}$	V _{OH}	V _{DD} - 0.5		V
Output low voltage (all input/output and all output pins) $I_{OL} = 2.0 \text{ mA}$	V _{OL}		0.5	V
Weak internal pull-up device current, tested at V _{IL} max. ²	I _{APU}	-10	-130	μA
Input capacitance ³ All input-only pins All input/output (three-state) pins	C _{in}		7 7	pF
Load capacitance ⁴ Low drive strength High drive strength	CL		25 50	pF
DC injection current ^{3, 5, 6, 7} $V_{NEGCLAMP} = V_{SS} - 0.3 V$, $V_{POSCLAMP} = V_{DD} + 0.3$ Single pin limit Total MCU limit, Includes sum of all stressed pins	IIC	-1.0 -10	1.0 10	mA

¹ Refer to Table 25 for additional PLL specifications.

² Refer to Table 3 for pins with internal pull-up devices.

³ This parameter is characterized before qualification rather than 100% tested.

⁴ pF load ratings are based on DC loading and are provided as an indication of driver strength. High speed interfaces require transmission line analysis to determine proper drive strength and termination.

⁵ All functional non-supply pins are internally clamped to V_{SS} and their respective V_{DD}.

⁶ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁷ The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that the external V_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, the system clock is not present during the power-up sequence until the PLL has attained lock.



- ⁷ This value has been updated
- ⁸ Load capacitance determined from crystal manufacturer specifications and include circuit board parasitics.
- ⁹ Assuming a reference is available at power up, lock time is measured from the time V_{DD} and V_{DDPLL} are valid to RSTO negating. If the crystal oscillator is the reference for the PLL, the crystal start up time must be added to the PLL lock time to determine the total start-up time.
- ¹⁰ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{jitter} percentage for a given interval
- 11 Based on slow system clock of 40 MHz measured at $\rm f_{sys}$ max.

2.5 General Purpose I/O Timing

GPIO can be configured for certain pins of the QSPI, timers, UARTs, FEC, and interrupts. When in GPIO mode, the timing specification for these pins is given in Table 26 and Figure 6.

The GPIO timing is met under the following load test conditions:

- 50 pF / 50 Ω for high drive
- $25 \text{ pF} / 25 \Omega$ for low drive

Table 26. GPIO Timing

Num	Characteristic	Symbol	Min	Мах	Unit
G1	CLKOUT high to GPIO output valid	t _{CHPOV}	_	10	ns
G2	CLKOUT high to GPIO output invalid	t _{CHPOI}	1.5		ns
G3	GPIO input valid to CLKOUT high	t _{PVCH}	9	—	ns
G4	CLKOUT high to GPIO input invalid	t _{CHPI}	1.5	—	ns




Figure 6. GPIO Timing



2.6 Reset Timing

Table 27. Reset and Configuration Override Timing

(V _{DD} = 2.7 to 3.6 V,	V _{SS} = 0 V, T,	$= T_L \text{ to } T_H)^1$
----------------------------------	---------------------------	----------------------------

Num	Characteristic	Symbol	Min	Мах	Unit
R1	RSTI input valid to CLKOUT high	t _{RVCH}	9	-	ns
R2	CLKOUT high to RSTI input invalid	t _{CHRI}	1.5	_	ns
R3	RSTI input valid time ²	t _{RIVT}	5	-	t _{CYC}
R4	CLKOUT high to RSTO valid	t _{CHROV}	_	10	ns

¹ All AC timing is shown with respect to 50% V_{DD} levels unless otherwise noted.

² During low power STOP, the synchronizers for the RSTI input are bypassed and RSTI is asserted asynchronously to the system. Therefore, RSTI must be held a minimum of 100ns.




Figure 7. RSTI and Configuration Override Timing

2.7 I²C Input/Output Timing Specifications

Table 28 lists specifications for the I^2C input timing parameters shown in Figure 8.

Num	Characteristic	Min	Max	Units
1	Start condition hold time	$2 \times t_{CYC}$	_	ns
12	Clock low period	$8 imes t_{CYC}$	_	ns
13	SCL/SDA rise time ($V_{IL} = 0.5 \text{ V to } V_{IH} = 2.4 \text{ V}$)	_	1	ms
14	Data hold time	0		ns
15	SCL/SDA fall time ($V_{IH} = 2.4 \text{ V}$ to $V_{IL} = 0.5 \text{ V}$)	_	1	ms
16	Clock high time	$4 \times t_{CYC}$	_	ns
17	Data setup time	0		ns
18	Start condition setup time (for repeated start condition only)	$2 \times t_{CYC}$	—	ns
19	Stop condition setup time	$2 \times t_{CYC}$	_	ns

Table 29 lists specifications for the I^2C output timing parameters shown in Figure 8.



Num	Characteristic	Min	Max	Units
1 ¹	Start condition hold time	$6 imes t_{CYC}$	_	ns
l2 ¹	Clock low period	$10 imes t_{CYC}$	_	ns
13 ²	I2C_SCL/I2C_SDA rise time $(V_{IL} = 0.5 \text{ V to } V_{IH} = 2.4 \text{ V})$	—	_	μs
l4 ¹	Data hold time	$7 \times t_{CYC}$	_	ns
15 ³	I2C_SCL/I2C_SDA fall time $(V_{IH} = 2.4 \text{ V to } V_{IL} = 0.5 \text{ V})$	_	3	ns
16 ¹	Clock high time	$10 \times t_{CYC}$	_	ns
I7 ¹	Data setup time	$2 \times t_{CYC}$	_	ns
18 ¹	Start condition setup time (for repeated start condition only)	20 x t _{CYC}	—	ns
19 ¹	Stop condition setup time	10 x t _{CYC}	_	ns

Table 29. I²C Output Timing Specifications between I2C_SCL and I2C_SDA

¹ Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 29. The I²C interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 29 are minimum values.

- ² Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time SCL or SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.
- ³ Specified at a nominal 50-pF load.

Figure 8 shows timing for the values in Table 28 and Table 29.




Figure 8. I²C Input/Output Timings



2.14 Debug AC Timing Specifications

Table 40 lists specifications for the debug AC timing parameters shown in Figure 19.

Num	Characteristic	60 M	Units		
Num	Characteristic	Min	Мах	Gints	
D1	PST, DDATA to CLKOUT setup	4		ns	
D2	CLKOUT to PST, DDATA hold	1.5		ns	
D3	DSI-to-DSCLK setup	$1 \times t_{CYC}$	_	ns	
D4 ¹	DSCLK-to-DSO hold	$4 \times t_{CYC}$	_	ns	
D5	DSCLK cycle time	$5 imes t_{CYC}$	_	ns	
D6	BKPT input data setup time to CLKOUT Rise	4	_	ns	
D7	BKPT input data hold time to CLKOUT Rise	1.5	_	ns	
D8	CLKOUT high to BKPT high Z	0.0	10.0	ns	

Table 40. Debug AC Timing Specification

¹ DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 18 shows real-time trace timing for the values in Table 40.





Figure 18. Real-Time Trace AC Timing

Figure 19 shows BDM serial port AC timing for the values in Table 40.




MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



Mechanical Outline Drawings

3.2 112-pin LQFP Package



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 112LD LQFP		DOCUMENT NO	: 98ASS23330W	REV: E
20 X 20 X 1.4		CASE NUMBER	2: 987–02	25 MAY 2005
0.65 PITCH		STANDARD: JE	DEC MS-026 BFA	

MCF52235 ColdFire Microcontroller Data Sheet, Rev. 10



Mechanical Outline Drawings

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- $\cancel{4}$ dimensions to be determined at seating plane c.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.254 MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- ✓7 EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 112LD LQFP,		DOCUMENT NO): 98ASS23330W	REV: E
		CASE NUMBER	8: 987–02	25 MAY 2005
		STANDARD: JE	DEC MS-026 BFA	



4 Revision History

Table 41. Revision History

Revision	Description
2 (Jul 2006)	 Updated available packages. Inserted mechanical drawings. Corrected signal pinouts and table.
3 (Feb 2007)	 Changed signal names TIN to DTIN and TOUT to DTOUT to match the MCF52235 ColdFire[®] Integrated Microcontroller Reference Manual. Added overbars to extend over entire UCTSn and URTSn signal name. Added revision history. Formatting, layout, spelling, and grammar corrections. Updated block diagram and feature information to match Revision 3 of the MCF52235 ColdFire[®] Integrated Microcontroller Reference Manual. Deleted the "PSTCLK cycle time" row from the "Debug AC Timing Specifications" table. Added "EPHY Timing" section. Deleted the "RAM standby supply voltage" entry from Table 19. Changed the minimum value for SNR, THD, SFDR, and SINAD in the "ADC parameters" table (was TBD, is "—"). In the "Pin Functions by Primary and Alternate Purpose" table, changed the pin number for IRQ11 on the 80 LQFP package (was "—", is 41). Updated the "Thermal characteristics" table to include proper thermal resistance values. Added two tables, "Active Current Consumption Specifications" and "Current Consumption Specifications in Low-Power Modes", containing the latest current consumption information. Changed the value of T_j in the "Thermal Characteristics" table (was 105 °C, is 130 °C for all packages). Added the following note to and above the "Thermal Characteristics" table: "The use of this device in one- or two-layer board designs is not recommended due to the limited thermal conductance provided by those boards."
4 (May 2007)	 Formatting, layout, spelling, and grammar corrections. Added load test condition information to the "General Purpose I/O Timing" section. Added specifications for V_{LVD} and V_{LVDHYS} to the "DC electrical specifications" table.
5 (Sep 2007)	 Formatting, layout, spelling, and grammar corrections. Added information about the MCF52232 and MCF52236 devices. Revised the part number table to include full Freescale orderable part numbers. Synchronized the "Pin Functions by Primary and Alternate Purpose" table in the device reference manual and data sheet. Added specifications for V_{REFL}, V_{REFH}, and V_{DDA} to the "ADC Parameters" table. Added several EPHY specifications.
6 (Oct 2007)	 Formatting, layout, spelling, and grammar corrections. Changed the data sheet classification (was "Product Preview", is "Advance Information"). Added the "EzPort Electrical Specifications" section. Updated the "ESD Protection" section.
7 (Aug 2008)	 Changed document type from Advance Information to Technical Data. Added supported device list in subtitle. Removed preliminary text from electrical specifications section as device is fully characterized. Corrected I_{VREFH}, VREFH current unit from "m" to "mA" in ADC specification table. Changed V_{OFFSET} from TBD to — in ADC specification table.
8 (Jun 2009)	Updated Orderable Part Number Summary table to include MCF52233CAL60A, MCF52235CAL60A, and MCF52236AF50A parts



Revision History

Revision	Description
8 Sep 2009	Updated Table 25 — PLL Electrical Specifications.
8 April 2010	Updated Table 37— EzPort Electrical Specifications
22 Mar 2011	 Updated Table Oscillator and PLL Electrical Specification. In EXTAL input high voltage updated VDD to 3.0
23-Mar-2011	 Changed EXTAL input high voltage (External reference) Maximum to "3.0V" (Instead of "VDD"). Also, add a note this value has been updated. Updated clock generation feature

Table 41. Revision History (continued)