




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	64KB (64K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90911aspmc-gt-101e1

**DTP/External interrupt : up to 8 channels, CAN
wake-up : up to 1 channel**

Module for activation of expanded intelligent I/O service (EI²OS)
and generation of external interrupt by external input

Delay interrupt generator module

Generates interrupt request for task switching

8/10-bit A/D converter : 16 channels

- Resolution is selectable between 8-bit and 10-bit
- Activation by external trigger input is allowed
- Conversion time : 3 μ s (at 24 MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers

Capable of changing input voltage for port

Automotive/CMOS-Schmitt input level (initial level is Automotive in single-chip mode)

ROM security function

The content of ROM can be protected (Only MASK ROM product).

Flash memory security function


Protects the content of Flash memory

Contents

Product Lineup	4	AC Characteristics	43
Pin Assignment	6	Clock Timing	43
Pin Description	7	Reset Standby Input	45
I/O Circuit Type	10	Power-on Reset	46
Handling Devices	15	UART	46
Block Diagrams	18	Trigger Input Timing	51
Memory Map	20	Timer Related Resource Input Timing	52
I/O Map	21	Timer Related Resource Output Timing	52
CAN Controllers	29	CAN PLL cycle jitter	53
Interrupt Factors, Interrupt Vectors,		A/D Converter	54
Interrupt Control Register	36	Definition of A/D Converter Terms	56
Electrical Characteristics	38	Flash Memory Program/Erase Characteristics	59
Absolute Maximum Ratings	38	Ordering Information	60
Recommended Conditions	40	Package Dimension	61
DC Characteristics	41	Major Changes	62

2. Pin Assignment

■ MB90F912BS, MB90911AS




(Continued)

Pin No.	Pin name	I/O circuit type*	Function
40	P43	F	General-purpose I/O port.
	TX1		TX output pin for CAN1 controller.
41	P42	F	General-purpose I/O port.
	RX1		RX input pin for CAN1 controller.
	INT9R		External interrupt request input pin for INT9R.
42	P83	F	General-purpose I/O port.
	SOT0		Serial data output pin for UART0.
	TOT2		Output pin for reload timer 2.
43	P84	F	General-purpose I/O port.
	SCK0		Clock I/O pin for UART0.
	INT15R		External interrupt request input pin for INT15R.
44	P82	K	General-purpose I/O port.
	SIN0		Serial data input pin for UART0.
	INT14R		External interrupt request input pin for INT14R.
	TIN2		Event input pin for reload timer 2.
45	P44	F	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	FRCK0		Free-run timer 0 clock input pin.
46, 47	P40, P41	F	General-purpose I/O port
48	AV _{SS}	I	V _{SS} power input pin for analog circuit.

* : For the I/O circuit type, refer to “[I/O Circuit Type](#)”.

(Continued)

Type	Circuit	Remarks
L	 P-ch Pout N-ch Nout R CMOS hysteresis input Automotive input CMOS hysteresis inputs Standby control for input shutdown Analog input	• CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) • CMOS hysteresis inputs ($V_{IH} 0.8V_{CC}$ $V_{IL} 0.2V_{CC}$) (With the standby-time input shutdown function) • Automotive input (With the standby-time input shutdown function) • CMOS hysteresis input ($V_{IH} 0.7V_{CC}$ $V_{IL} 0.3V_{CC}$) (With the standby-time input shutdown function) • A/D analog input

5. Handling Devices

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than V_{CC} pin or lower than V_{SS} pin is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} pin and V_{SS} pin.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

Use meticulous care not to exceed the rating.

For the same reason, also be careful not to let the analog power-supply voltage (AV_{CC} , AVR) exceed the digital power-supply voltage.

2. Treatment of unused pins

Leaving unused input pins open may result in permanent damage of the device due to misbehavior or latch-up. Therefore, they must be pulled up or pulled down through resistors. In this case, those resistors should be more than 2 k Ω .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.


3. Using external clock

The high-speed oscillator pins (X0, X1) can not be used for external clock inputs.


4. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

■ MB90F912BS, MB90911AS



7. Memory Map



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referred without using the far specification in the pointer declaration.

For example, an attempt to access 00C000_H practically accesses the value at FFC000_H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000_H and FFFFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
000020 _H	Serial Mode Register 0	SMR0	W, R/W	UART0	00000000 _B
000021 _H	Serial Control Register 0	SCR0	W, R/W		00000000 _B
000022 _H	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 _B / 11111111 _B
000023 _H	Serial Status Register 0	SSR0	R, R/W		00001000 _B
000024 _H	Extended Communication Control Register 0	ECCR0	R, W, R/W		000000XX _B
000025 _H	Extended Status/Control Register 0	ESCR0	R/W		00000X00 _B
000026 _H	Baud Rate Generator Register 00	BGR00	R/W, R		00000000 _B
000027 _H	Baud Rate Generator Register 01	BGR01	R/W, R		00000000 _B
000028 _H	Serial Mode Register 1	SMR1	W, R/W	UART1	00000000 _B
000029 _H	Serial Control Register 1	SCR1	W, R/W		00000000 _B
00002A _H	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 _B / 11111111 _B
00002B _H	Serial Status Register 1	SSR1	R, R/W		00001000 _B
00002C _H	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XX _B
00002D _H	Extended Status/Control Register 1	ESCR1	R/W		00000X00 _B
00002E _H	Baud Rate Generator Register 10	BGR10	R/W, R		00000000 _B
00002F _H	Baud Rate Generator Register 11	BGR11	R/W, R		00000000 _B
000030 _H to 00003A _H	Reserved				
00003B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	11000000 _B
00003C _H to 000043 _H	Reserved				
000044 _H	PPGA Operation Mode Control Register	PPGCA	W, R/W	16-bit PPG A/B	01000111 _B
000045 _H	PPGB Operation Mode Control Register	PPGCB	W, R/W		01000001 _B
000046 _H	PPGA/B Count Clock Select Register	PPGAB	R/W		00000010 _B
000047 _H	Reserved				
000048 _H	PPG C Operation Mode Control Register	PPGCC	W, R/W	16-bit PPG C/D	01000111 _B
000049 _H	PPG D Operation Mode Control Register	PPGCD	W, R/W		01000001 _B
00004A _H	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		00000010 _B
00004B _H	Reserved				

(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
0079A2 _H	Flash Write Control Register 0	FWR0	R/W	Flash	00000000 _B
0079A3 _H	Flash Write Control Register 1	FWR1	R/W		00000000 _B
0079A4 _H to 0079B1 _H	Reserved				
0079B2 _H	Reserved				
0079B3 _H to 0079B7 _H	Reserved				
0079B8 _H	Reserved				
0079B9 _H	Reserved				
0079BA _H	Reserved				
0079BB _H	Reserved				
0079BC _H	Reserved				
0079BD _H	Reserved				
0079BE _H	Reserved				
0079BF _H	Reserved				
0079C0 _H to 0079DF _H	Reserved				
0079E0 _H	Detect Address Setting Register 0	PADR0	R/W	Address Match Detection 0	XXXXXXXX _B
0079E1 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX _B
0079E2 _H	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX _B
0079E3 _H	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX _B
0079E4 _H	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX _B
0079E5 _H	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX _B
0079E6 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B
0079E7 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B
0079E8 _H	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX _B
0079E9 _H to 0079EF _H	Reserved				

(Continued)

(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
0079F0 _H	Detect Address Setting Register 3	PADR3	R/W	Address Match Detection 1	XXXXXXXX _B
0079F1 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX _B
0079F2 _H	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX _B
0079F3 _H	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX _B
0079F4 _H	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX _B
0079F5 _H	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX _B
0079F6 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B
0079F7 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B
0079F8 _H	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX _B
0079F9 _H to 007BFF _H	Reserved				
007C00 _H to 007CFF _H	Reserved for CAN Controller. Refer to “CAN Controllers”				
007D00 _H to 007DFF _H	Reserved for CAN Controller. Refer to “CAN Controllers”				
007E00 _H to 007FFF _H	Reserved				

* : The initial value of MB90V950AMAS is XXXXXXXX_B.

Notes :

- Initial value of “X” represents undefined value.
- Do not write to reserved address in I/O map. A read access to reserved addresses results in reading “X”.

9. CAN Controllers

- Conforms to CAN Specification Ver 2.0 Part A and Part B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps/s to 1 Mbps/s (when input clock is at 16 MHz)

List of Control Registers (1)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
000080 _H	Message buffer valid register	BVALR	R/W	00000000 00000000 _B
000081 _H				
000082 _H	Transmit request register	TREQR	R/W	00000000 00000000 _B
000083 _H				
000084 _H	Transmit cancel register	TCANR	W	00000000 00000000 _B
000085 _H				
000086 _H	Transmission complete register	TCR	R/W	00000000 00000000 _B
000087 _H				
000088 _H	Receive complete register	RCR	R/W	00000000 00000000 _B
000089 _H				
00008A _H	Remote request receiving register	RRTRR	R/W	00000000 00000000 _B
00008B _H				
00008C _H	Receive overrun register	ROVRR	R/W	00000000 00000000 _B
00008D _H				
00008E _H	Reception interrupt enable register	RIER	R/W	00000000 00000000 _B
00008F _H				

List of Control Registers (2)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007D00 _H	Control status register	CSR	R/W, W R/W, R	0XXXX0X1 00XXX000 _B
007D01 _H				
007D02 _H	Last event indicator register	LEIR	R/W	000X0000 XXXXXXXX _B
007D03 _H				
007D04 _H	Receive and transmit error counter	RTEC	R	00000000 00000000 _B
007D05 _H				
007D06 _H	Bit timing register	BTR	R/W	11111111 X1111111 _B
007D07 _H				
007D08 _H	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX _B
007D09 _H				
007D0A _H	Transmit RTR register	TRTRR	R/W	00000000 00000000 _B
007D0B _H				
007D0C _H	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX _B
007D0D _H				
007D0E _H	Transmit interrupt enable register	TIER	R/W	00000000 00000000 _B
007D0F _H				
007D10 _H	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX _B
007D11 _H				XXXXXXXX XXXXXXXX _B
007D12 _H				
007D13 _H				
007D14 _H	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX _B
007D15 _H				XXXXXXXX XXXXXXXX _B
007D16 _H				
007D17 _H				
007D18 _H	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX _B
007D19 _H				XXXXXXXX XXXXXXXX _B
007D1A _H				
007D1B _H				

List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C60 _H	DLC register 0	DLCR0	R/W	XXXXXXXX _B
007C61 _H				
007C62 _H	DLC register 1	DLCR1	R/W	XXXXXXXX _B
007C63 _H				
007C64 _H	DLC register 2	DLCR2	R/W	XXXXXXXX _B
007C65 _H				
007C66 _H	DLC register 3	DLCR3	R/W	XXXXXXXX _B
007C67 _H				
007C68 _H	DLC register 4	DLCR4	R/W	XXXXXXXX _B
007C69 _H				
007C6A _H	DLC register 5	DLCR5	R/W	XXXXXXXX _B
007C6B _H				
007C6C _H	DLC register 6	DLCR6	R/W	XXXXXXXX _B
007C6D _H				
007C6E _H	DLC register 7	DLCR7	R/W	XXXXXXXX _B
007C6F _H				
007C70 _H	DLC register 8	DLCR8	R/W	XXXXXXXX _B
007C71 _H				
007C72 _H	DLC register 9	DLCR9	R/W	XXXXXXXX _B
007C73 _H				
007C74 _H	DLC register 10	DLCR10	R/W	XXXXXXXX _B
007C75 _H				
007C76 _H	DLC register 11	DLCR11	R/W	XXXXXXXX _B
007C77 _H				
007C78 _H	DLC register 12	DLCR12	R/W	XXXXXXXX _B
007C79 _H				
007C7A _H	DLC register 13	DLCR13	R/W	XXXXXXXX _B
007C7B _H				
007C7C _H	DLC register 14	DLCR14	R/W	XXXXXXXX _B
007C7D _H				
007C7E _H	DLC register 15	DLCR15	R/W	XXXXXXXX _B
007C7F _H				

(Continued)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C80 _H to 007C87 _H	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX _B to XXXXXXXX _B
007C88 _H to 007C8F _H	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX _B to XXXXXXXX _B
007C90 _H to 007C97 _H	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX _B to XXXXXXXX _B
007C98 _H to 007C9F _H	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX _B to XXXXXXXX _B
007CA0 _H to 007CA7 _H	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX _B to XXXXXXXX _B
007CA8 _H to 007CAF _H	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX _B to XXXXXXXX _B
007CB0 _H to 007CB7 _H	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX _B to XXXXXXXX _B
007CB8 _H to 007CBF _H	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX _B to XXXXXXXX _B
007CC0 _H to 007CC7 _H	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX _B to XXXXXXXX _B
007CC8 _H to 007CCF _H	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX _B to XXXXXXXX _B
007CD0 _H to 007CD7 _H	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX _B to XXXXXXXX _B
007CD8 _H to 007CDF _H	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX _B to XXXXXXXX _B
007CE0 _H to 007CE7 _H	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX _B to XXXXXXXX _B
007CE8 _H to 007CEF _H	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX _B to XXXXXXXX _B

(Continued)

10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	EI ² OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N	#08	FFFFDC _H	—	—
INT9 instruction	N	#09	FFFFD8 _H	—	—
Exception	N	#10	FFFFD4 _H	—	—
Reserved	N	#11	FFFFD0 _H	ICR00	0000B0 _H
Reserved	N	#12	FFFFCC _H		
CAN 1 reception	N	#13	FFFFC8 _H	ICR01	0000B1 _H
CAN 1 transmission/node status	N	#14	FFFFC4 _H		
Reserved	N	#15	FFFFC0 _H	ICR02	0000B2 _H
Reserved	N	#16	FFFFBC _H		
Reserved	N	#17	FFFFB8 _H	ICR03	0000B3 _H
Reserved	N	#18	FFFFB4 _H		
16-bit reload timer 2	Y1	#19	FFFFB0 _H	ICR04	0000B4 _H
16-bit reload timer 3	Y1	#20	FFFFAC _H		
Reserved	N	#21	FFFA8 _H	ICR05	0000B5 _H
Reserved	N	#22	FFFA4 _H		
PPG C/D	N	#23	FFFA0 _H	ICR06	0000B6 _H
PPG A/B/E/F	N	#24	FFFF9C _H		
Timebase timer	N	#25	FFFF98 _H	ICR07	0000B7 _H
External interrupt 8 to 11	Y1	#26	FFFF94 _H		
Reserved	N	#27	FFFF90 _H	ICR08	0000B8 _H
External interrupt 12 to 15	Y1	#28	FFFF8C _H		
A/D converter	Y1	#29	FFFF88 _H	ICR09	0000B9 _H
I/O timer 0	N	#30	FFFF84 _H		
Reserved	N	#31	FFFF80 _H	ICR10	0000BA _H
Reserved	N	#32	FFFF7C _H		
Input capture 0 to 3	Y1	#33	FFFF78 _H	ICR11	0000BB _H
Reserved	N	#34	FFFF74 _H		
UART 0 reception	Y2	#35	FFFF70 _H	ICR12	0000BC _H
UART 0 transmission	Y1	#36	FFFF6C _H		
UART 1 reception	Y2	#37	FFFF68 _H	ICR13	0000BD _H
UART 1 transmission	Y1	#38	FFFF64 _H		

(Continued)


11.2 Recommended Conditions

($V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V_{CC}, AV_{CC}	3.0	5.0	5.5	V	Under normal operation
		2.6	—	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	C_S	0.1	—	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the V_{CC} pin should be greater than this capacitor.
Operating temperature	T_A	-40	—	+105	$^{\circ}\text{C}$	
		-40	—	+125	$^{\circ}\text{C}$	*

* : For the restricted reliability, contact us if use the devices over $T_a = +105\text{ }^{\circ}\text{C}$.
It is ensured to write/erase data to the Flash memory between $T_A = -40\text{ }^{\circ}\text{C}$ and $+105\text{ }^{\circ}\text{C}$.

• C Pin Connection Diagram



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

(Continued)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I_{CC}	V_{CC}	$V_{CC} = 5.0\text{ V}$, Internal frequency : 32 MHz, At normal operation.	—	30	40	mA	
			$V_{CC} = 5.0\text{ V}$, Internal frequency : 24 MHz, At normal operation.	—	22.5	30	mA	
			$V_{CC} = 5.0\text{ V}$, Internal frequency : 2 MHz, At normal operation.	—	3	7	mA	
			$V_{CC} = 5.0\text{ V}$, Internal frequency : 32 MHz, At writing Flash memory.	—	50	65	mA	
			$V_{CC} = 5.0\text{ V}$, Internal frequency : 32 MHz, At erasing Flash memory.	—	50	65	mA	
	I_{CCS}		$V_{CC} = 5.0\text{ V}$, Internal frequency : 32 MHz, At sleep mode.	—	13	23	mA	
	I_{CTS}		$V_{CC} = 5.0\text{ V}$, Internal frequency : 2 MHz, At main timer mode	—	0.3	0.9	mA	
	I_{CTSPLL} 8		$V_{CC} = 5.0\text{ V}$, Internal frequency : 32 MHz, At PLL timer mode, External frequency = 4 MHz	—	4	7	mA	
	I_{CCH}		$V_{CC} = 5.0\text{ V}$, At stop mode, $T_A = +25^\circ\text{C}$	—	25	100	μA	
Input capacity	C_{IN}	Other than AV_{CC} , AV_{SS} , AVR , V_{CC} , V_{SS} , C	—	—	5	15	pF	


* : The power supply current is measured with an external clock.



ESCR : SCES = 1, ECCR : SCDE = 1

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	t_{SCYC}	Internal clock operation $C_L = 80\text{pF} + 1\text{TTL}$.	5 t_{CP}^*	—	ns
SCK ↓ → SOT delay time	t_{SLOVI}		— 50	+ 50	ns
SIN → SCK ↑ setup time	t_{IVSHI}		$t_{CP} + 80$	—	ns
SCK ↑ → SIN hold time	t_{SHIXI}		0	—	ns
SOT → SCK ↑ delay time	t_{SOVHI}		3 $t_{CP} - 70$	—	ns

*: The t_{CP} indicates machine clock



11.4.5 Trigger Input Timing

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	t_{TRGH} t_{TRGL}	INT8, INT9R INT10, INT11 INT12R, INT13 INT14R, INT15R ADTG	—	5 t_{CP}	—	ns

Note : t_{CP} is internal operating clock cycle time (machine clock) . Refer to “ (1) Clock Timing”.

