




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f912bspmc-ge1

**DTP/External interrupt : up to 8 channels, CAN
wake-up : up to 1 channel**

Module for activation of expanded intelligent I/O service (EI²OS)
and generation of external interrupt by external input

Delay interrupt generator module

Generates interrupt request for task switching

8/10-bit A/D converter : 16 channels

- Resolution is selectable between 8-bit and 10-bit
- Activation by external trigger input is allowed
- Conversion time : 3 μ s (at 24 MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers

Capable of changing input voltage for port

Automotive/CMOS-Schmitt input level (initial level is Automotive in single-chip mode)

ROM security function

The content of ROM can be protected (Only MASK ROM product).

Flash memory security function

Protects the content of Flash memory

Contents

Product Lineup	4	AC Characteristics	43
Pin Assignment	6	Clock Timing	43
Pin Description	7	Reset Standby Input	45
I/O Circuit Type	10	Power-on Reset	46
Handling Devices	15	UART	46
Block Diagrams	18	Trigger Input Timing	51
Memory Map	20	Timer Related Resource Input Timing	52
I/O Map	21	Timer Related Resource Output Timing	52
CAN Controllers	29	CAN PLL cycle jitter	53
Interrupt Factors, Interrupt Vectors,		A/D Converter	54
Interrupt Control Register	36	Definition of A/D Converter Terms	56
Electrical Characteristics	38	Flash Memory Program/Erase Characteristics	59
Absolute Maximum Ratings	38	Ordering Information	60
Recommended Conditions	40	Package Dimension	61
DC Characteristics	41	Major Changes	62


3. Pin Description

Pin No.	Pin name	I/O circuit type*	Function
1	AV _{CC}	I	V _{CC} power input pin for analog circuit.
2	AVR	—	Power (V _{ref+}) input pin for A/D converter. It should be below V _{CC} .
3 to 7	P60 to P64	H	General-purpose I/O port.
	AN0 to AN4		Analog input pins for A/D converter.
8 to 10	P65 to P67	H	General-purpose I/O port.
	AN5 to AN7		Analog input pins for A/D converter.
	PPGA (B) , PPGC (D) , PPGE (F)		Output pins for PPG.
11	P80	F	General-purpose I/O port.
	ADTG		Trigger input pin for A/D converter.
	INT12R		External interrupt request input pin for INT12R.
12	P50	L	General-purpose I/O port.
	AN8		Analog input pin for A/D converter.
	SIN2		Serial data input pin for UART2.
13	P51	H	General-purpose I/O port.
	AN9		Analog input pin for A/D converter.
	SOT2		Serial data output pin for UART2.
14	P52	H	General-purpose I/O port.
	AN10		Analog input pin for A/D converter.
	SCK2		Clock I/O pin for UART2.
15	P53	H	General-purpose I/O port.
	AN11		Analog input pin for A/D converter.
	TIN3		Event input pin for reload timer 3.
16	P54	H	General-purpose I/O port.
	AN12		Analog input pin for A/D converter.
	TOT3		Output pin for reload timer 3
	INT8		External interrupt request input pin for INT8.
17	P55	H	General-purpose I/O port.
	AN13		Analog input pin for A/D converter.
	INT10		External interrupt request input pin for INT10.




(Continued)

Pin No.	Pin name	I/O circuit type*	Function
18	P56	H	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	AN14		Analog input pin for A/D converter.
	INT11		External interrupt request input pin for INT11.
19	P57	H	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	AN15		Analog input pin for A/D converter.
	INT13		External interrupt request input pin for INT13.
20	MD2	D	Input pin for operation mode specification.
21, 22	MD1, MD0	C	Input pins for operation mode specification.
23	$\overline{\text{RST}}$	E	Reset input pin.
24	V _{CC}	—	Power input pin (3.5 V to 5.5 V) .
25	V _{SS}	—	Power input pin (0 V) .
26	C	I	Power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic condenser.
27	X0	A	Oscillation input pin.
28	X1		Oscillation output pin.
29 to 32	P27 to P24	G	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	IN3 to IN0		Event input pins for input capture 0 to 3.
33 to 35	P23 to P21	J	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port (Different I/O circuit type from MB90V950AMAS).
	PPGF (E) , PPGD (C) , PPGB(A)		Output pins for PPG.
36	P20	J	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port (Different I/O circuit type from MB90V950AMAS).
37	P85	K	General-purpose I/O port.
	SIN1		Serial data input pin for UART1.
38	P87	F	General-purpose I/O port.
	SCK1		Clock I/O pin for UART1.
39	P86	F	General-purpose I/O port.
	SOT1		Serial data output pin for UART1.

(Continued)


Type	Circuit	Remarks
E		CMOS hysteresis input pin

(Continued)

Type	Circuit	Remarks
F		• CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) • CMOS hysteresis inputs ($V_{IH} 0.8V_{CC}$ $V_{IL} 0.2V_{CC}$) (With the standby-time input shutdown function) • Automotive input (With the standby-time input shutdown function)
G		• CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) • CMOS hysteresis inputs ($V_{IH} 0.8V_{CC}$ $V_{IL} 0.2V_{CC}$) (With the standby-time input shutdown function) • Automotive input (With the standby-time input shutdown function)
H		• CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) • CMOS hysteresis inputs ($V_{IH} 0.8V_{CC}$ $V_{IL} 0.2V_{CC}$) (With the standby-time input shutdown function) • Automotive input (With the standby-time input shutdown function) • A/D analog input

(Continued)

(Continued)

Type	Circuit	Remarks
L	 P-ch Pout N-ch Nout R CMOS hysteresis input Automotive input CMOS hysteresis inputs Standby control for input shutdown Analog input	• CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) • CMOS hysteresis inputs ($V_{IH} 0.8V_{CC}$ $V_{IL} 0.2V_{CC}$) (With the standby-time input shutdown function) • Automotive input (With the standby-time input shutdown function) • CMOS hysteresis input ($V_{IH} 0.7V_{CC}$ $V_{IL} 0.3V_{CC}$) (With the standby-time input shutdown function) • A/D analog input

5. Handling Devices

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than V_{CC} pin or lower than V_{SS} pin is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} pin and V_{SS} pin.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

Use meticulous care not to exceed the rating.

For the same reason, also be careful not to let the analog power-supply voltage (AV_{CC} , AVR) exceed the digital power-supply voltage.

2. Treatment of unused pins

Leaving unused input pins open may result in permanent damage of the device due to misbehavior or latch-up. Therefore, they must be pulled up or pulled down through resistors. In this case, those resistors should be more than 2 k Ω .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock


The high-speed oscillator pins (X0, X1) can not be used for external clock inputs.

4. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

6. Block Diagrams

■ MB90V950AMAS



Address	Register	Abbrevia- tion	Access	Resource name	Initial value
000020 _H	Serial Mode Register 0	SMR0	W, R/W	UART0	00000000 _B
000021 _H	Serial Control Register 0	SCR0	W, R/W		00000000 _B
000022 _H	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 _B / 11111111 _B
000023 _H	Serial Status Register 0	SSR0	R, R/W		00001000 _B
000024 _H	Extended Communication Control Register 0	ECCR0	R, W, R/W		000000XX _B
000025 _H	Extended Status/Control Register 0	ESCR0	R/W		00000X00 _B
000026 _H	Baud Rate Generator Register 00	BGR00	R/W, R		00000000 _B
000027 _H	Baud Rate Generator Register 01	BGR01	R/W, R		00000000 _B
000028 _H	Serial Mode Register 1	SMR1	W, R/W	UART1	00000000 _B
000029 _H	Serial Control Register 1	SCR1	W, R/W		00000000 _B
00002A _H	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 _B / 11111111 _B
00002B _H	Serial Status Register 1	SSR1	R, R/W		00001000 _B
00002C _H	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XX _B
00002D _H	Extended Status/Control Register 1	ESCR1	R/W		00000X00 _B
00002E _H	Baud Rate Generator Register 10	BGR10	R/W, R		00000000 _B
00002F _H	Baud Rate Generator Register 11	BGR11	R/W, R		00000000 _B
000030 _H to 00003A _H	Reserved				
00003B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	11000000 _B
00003C _H to 000043 _H	Reserved				
000044 _H	PPGA Operation Mode Control Register	PPGCA	W, R/W	16-bit PPG A/B	01000111 _B
000045 _H	PPGB Operation Mode Control Register	PPGCB	W, R/W		01000001 _B
000046 _H	PPGA/B Count Clock Select Register	PPGAB	R/W		00000010 _B
000047 _H	Reserved				
000048 _H	PPG C Operation Mode Control Register	PPGCC	W, R/W	16-bit PPG C/D	01000111 _B
000049 _H	PPG D Operation Mode Control Register	PPGCD	W, R/W		01000001 _B
00004A _H	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		00000010 _B
00004B _H	Reserved				

(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
00004C _H	PPG E Operation Mode Control Register	PPGCE	W, R/W	16-bit PPG E/F	01000111 _B
00004D _H	PPG F Operation Mode Control Register	PPGCF	W, R/W		01000001 _B
00004E _H	PPG E/PPG F Count Clock Select Register	PPGEF	R/W		00000010 _B
00004F _H	Reserved				
000050 _H	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000 _B
000051 _H	Input Capture Edge 0/1	ICE01	R/W, R		111010XX _B
000052 _H	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000 _B
000053 _H	Input Capture Edge 2/3	ICE23	R		111111XX _B
000054 _H to 000063 _H	Reserved				
000064 _H	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 _B
000065 _H	Timer Control Status 2	TMCSR2	R/W		11110000 _B
000066 _H	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 _B
000067 _H	Timer Control Status 3	TMCSR3	R/W		11110000 _B
000068 _H	A/D Control Status 0	ADCS0	R/W	A/D Converter	00011110 _B
000069 _H	A/D Control Status 1	ADCS1	R/W, W		00000001 _B
00006A _H	A/D Data 0	ADCR0	R		00000000 _B
00006B _H	A/D Data 1	ADCR1	R		11111100 _B
00006C _H	A/D Converter Setting 0	ADSR0	R/W		00000000 _B
00006D _H	A/D Converter Setting 1	ADSR1	R/W		00000000 _B
00006E _H	Reserved				
00006F _H	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	11111101 _B
000070 _H to 00007F _H	Reserved				
000080 _H to 00008F _H	Reserved for CAN Controller 1. Refer to “CAN Controllers”				
000090 _H to 00009D _H	Reserved				
00009E _H	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	11000000 _B

(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
0000C1 _H	Reserved				
0000C2 _H	Reserved				
0000C3 _H to 0000C9 _H	Reserved				
0000CA _H	External Interrupt Enable 1	ENIR1	R/W	DTP/External Interrupt	00000000 _B
0000CB _H	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX _B
0000CC _H	Detection Level Setting 1	ELVR1	R/W		00000000 _B
0000CD _H					00000000 _B
0000CE _H	External Interrupt Source Select	EISSR	R/W		00000000 _B
0000CF _H	PLL clock Control Register	PSCCR	W	PLL	11110000 _B
0000D0 _H to 0000D7 _H	Reserved				
0000D8 _H	Serial Mode Register 2	SMR2	W, R/W	UART2	00000000 _B
0000D9 _H	Serial Control Register 2	SCR2	W, R/W		00000000 _B
0000DA _H	Reception/Transmission Data Register 2	RDR2/ TDR2	R/W		00000000 _B / 11111111 _B
0000DB _H	Serial Status Register 2	SSR2	R, R/W		00001000 _B
0000DC _H	Extended Communication Control Register 2	ECCR2	R, W, R/W		000000XX _B
0000DD _H	Extended Status/Control Register 2	ESCR2	R/W		00000X00 _B
0000DE _H	Baud Rate Generator Register 20	BGR20	R/W, R		00000000 _B
0000DF _H	Baud Rate Generator Register 21	BGR21	R/W, R		00000000 _B
0000E0 _H to 0000FF _H	Reserved				
007900 _H to 007913 _H	Reserved				
007914 _H	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX _B
007915 _H	Reload Register HA	PRLHA	R/W		XXXXXXXX _B
007916 _H	Reload Register LB	PRLLB	R/W		XXXXXXXX _B
007917 _H	Reload Register HB	PRLHB	R/W		XXXXXXXX _B
007918 _H	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX _B
007919 _H	Reload Register HC	PRLHC	R/W		XXXXXXXX _B
00791A _H	Reload Register LD	PRLLD	R/W		XXXXXXXX _B
00791B _H	Reload Register HD	PRLHD	R/W		XXXXXXXX _B

(Continued)

List of Control Registers (2)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007D00 _H	Control status register	CSR	R/W, W R/W, R	0XXXX0X1 00XXX000 _B
007D01 _H				
007D02 _H	Last event indicator register	LEIR	R/W	000X0000 XXXXXXXX _B
007D03 _H				
007D04 _H	Receive and transmit error counter	RTEC	R	00000000 00000000 _B
007D05 _H				
007D06 _H	Bit timing register	BTR	R/W	11111111 X1111111 _B
007D07 _H				
007D08 _H	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX _B
007D09 _H				
007D0A _H	Transmit RTR register	TRTRR	R/W	00000000 00000000 _B
007D0B _H				
007D0C _H	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX _B
007D0D _H				
007D0E _H	Transmit interrupt enable register	TIER	R/W	00000000 00000000 _B
007D0F _H				
007D10 _H	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX _B
007D11 _H				XXXXXXXX XXXXXXXX _B
007D12 _H				
007D13 _H				
007D14 _H	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX _B
007D15 _H				XXXXXXXX XXXXXXXX _B
007D16 _H				
007D17 _H				
007D18 _H	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX _B
007D19 _H				XXXXXXXX XXXXXXXX _B
007D1A _H				
007D1B _H				

List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C60 _H	DLC register 0	DLCR0	R/W	XXXXXXXX _B
007C61 _H				
007C62 _H	DLC register 1	DLCR1	R/W	XXXXXXXX _B
007C63 _H				
007C64 _H	DLC register 2	DLCR2	R/W	XXXXXXXX _B
007C65 _H				
007C66 _H	DLC register 3	DLCR3	R/W	XXXXXXXX _B
007C67 _H				
007C68 _H	DLC register 4	DLCR4	R/W	XXXXXXXX _B
007C69 _H				
007C6A _H	DLC register 5	DLCR5	R/W	XXXXXXXX _B
007C6B _H				
007C6C _H	DLC register 6	DLCR6	R/W	XXXXXXXX _B
007C6D _H				
007C6E _H	DLC register 7	DLCR7	R/W	XXXXXXXX _B
007C6F _H				
007C70 _H	DLC register 8	DLCR8	R/W	XXXXXXXX _B
007C71 _H				
007C72 _H	DLC register 9	DLCR9	R/W	XXXXXXXX _B
007C73 _H				
007C74 _H	DLC register 10	DLCR10	R/W	XXXXXXXX _B
007C75 _H				
007C76 _H	DLC register 11	DLCR11	R/W	XXXXXXXX _B
007C77 _H				
007C78 _H	DLC register 12	DLCR12	R/W	XXXXXXXX _B
007C79 _H				
007C7A _H	DLC register 13	DLCR13	R/W	XXXXXXXX _B
007C7B _H				
007C7C _H	DLC register 14	DLCR14	R/W	XXXXXXXX _B
007C7D _H				
007C7E _H	DLC register 15	DLCR15	R/W	XXXXXXXX _B
007C7F _H				

(Continued)

10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register


Interrupt cause	EI ² OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N	#08	FFFFDC _H	—	—
INT9 instruction	N	#09	FFFFD8 _H	—	—
Exception	N	#10	FFFFD4 _H	—	—
Reserved	N	#11	FFFFD0 _H	ICR00	0000B0 _H
Reserved	N	#12	FFFFCC _H		
CAN 1 reception	N	#13	FFFFC8 _H	ICR01	0000B1 _H
CAN 1 transmission/node status	N	#14	FFFFC4 _H		
Reserved	N	#15	FFFFC0 _H	ICR02	0000B2 _H
Reserved	N	#16	FFFFBC _H		
Reserved	N	#17	FFFFB8 _H	ICR03	0000B3 _H
Reserved	N	#18	FFFFB4 _H		
16-bit reload timer 2	Y1	#19	FFFFB0 _H	ICR04	0000B4 _H
16-bit reload timer 3	Y1	#20	FFFFAC _H		
Reserved	N	#21	FFFA8 _H	ICR05	0000B5 _H
Reserved	N	#22	FFFA4 _H		
PPG C/D	N	#23	FFFA0 _H	ICR06	0000B6 _H
PPG A/B/E/F	N	#24	FFFF9C _H		
Timebase timer	N	#25	FFFF98 _H	ICR07	0000B7 _H
External interrupt 8 to 11	Y1	#26	FFFF94 _H		
Reserved	N	#27	FFFF90 _H	ICR08	0000B8 _H
External interrupt 12 to 15	Y1	#28	FFFF8C _H		
A/D converter	Y1	#29	FFFF88 _H	ICR09	0000B9 _H
I/O timer 0	N	#30	FFFF84 _H		
Reserved	N	#31	FFFF80 _H	ICR10	0000BA _H
Reserved	N	#32	FFFF7C _H		
Input capture 0 to 3	Y1	#33	FFFF78 _H	ICR11	0000BB _H
Reserved	N	#34	FFFF74 _H		
UART 0 reception	Y2	#35	FFFF70 _H	ICR12	0000BC _H
UART 0 transmission	Y1	#36	FFFF6C _H		
UART 1 reception	Y2	#37	FFFF68 _H	ICR13	0000BD _H
UART 1 transmission	Y1	#38	FFFF64 _H		



(Continued)

11.4.2 Reset Standby Input

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	t_{RSTL}	$\overline{RST}$	500	—	ns	Under normal operation
			Oscillation time of oscillator* + 100 μ s	—	μ s	In stop mode
			100	—	μ s	In timebase timer mode

* : Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μ s and several ms. An External clock of oscillation time is 0 ms.






ESCR : SCES = 1, ECCR : SCDE = 1

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	t_{SCYC}	Internal clock operation $C_L = 80\text{pF} + 1\text{TTL}$.	5 t_{CP}^*	—	ns
SCK ↓ → SOT delay time	t_{SLOVI}		— 50	+ 50	ns
SIN → SCK ↑ setup time	t_{IVSHI}		$t_{CP} + 80$	—	ns
SCK ↑ → SIN hold time	t_{SHIXI}		0	—	ns
SOT → SCK ↑ delay time	t_{SOVHI}		3 $t_{CP} - 70$	—	ns


*: The t_{CP} indicates machine clock



11.4.5 Trigger Input Timing

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	t_{TRGH} t_{TRGL}	INT8, INT9R INT10, INT11 INT12R, INT13 INT14R, INT15R ADTG	—	5 t_{CP}	—	ns

Note : t_{CP} is internal operating clock cycle time (machine clock) . Refer to “ (1) Clock Timing”.



11.5 A/D Converter
 $(3.0\text{ V} \leq \text{AVR} = \text{AV}_{\text{SS}})$

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	± 3.0	LSB	
Nonlinearity error	—	—	—	—	± 2.5	LSB	
Differential nonlinearity error	—	—	—	—	± 1.9	LSB	
Zero reading voltage	V_{OT}	AN0 to AN15	$\text{AV}_{\text{SS}} - 1.5\text{LSB}$	$\text{AV}_{\text{SS}} + 0.5\text{LSB}$	$\text{AV}_{\text{SS}} + 2.5\text{LSB}$	V	
Full scale reading voltage	V_{FST}	AN0 to AN15	$\text{AVR} - 3.5\text{LSB}$	$\text{AVR} - 1.5\text{LSB}$	$\text{AVR} + 0.5\text{LSB}$	V	
Compare time	—	—	0.66	—	16500	μs	$4.5\text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{ V}$
			2.2				$3.0\text{ V} \leq \text{AV}_{\text{CC}} < 4.5\text{ V}$
Sampling time	—	—	0.4	—	∞	μs	$4.5\text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{ V}$
			1.0				$3.0\text{ V} \leq \text{AV}_{\text{CC}} < 4.5\text{ V}$
Analog port input current	I_{AIN}	AN0 to AN15	-3	—	+3	μA	
Analog input voltage range	V_{AIN}	AN0 to AN15	AV_{SS}	—	AVR	V	
Reference voltage range	—	AVR	$\text{AV}_{\text{SS}} + 2.7$	—	AV_{CC}	V	
Power supply current	I_{A}	AV_{CC}	—	3.5	7.5	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*
Reference voltage supply current	I_{R}	AVR	—	600	900	μA	
	I_{RH}	AVR	—	—	5	μA	*
Offset between input channels	—	AN0 to AN15	—	—	4	LSB	

* : If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{\text{CC}} = \text{AV}_{\text{CC}} = \text{AVR} = 5.0\text{ V}$) .

(Continued)

