



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	POR, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f912bspmc-ge1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f912bspmc-ge1</a>

**DTP/External interrupt : up to 8 channels, CAN  
wakeup : up to 1 channel**

Module for activation of expanded intelligent I/O service (EI<sup>2</sup>OS) and generation of external interrupt by external input

**Delay interrupt generator module**

Generates interrupt request for task switching

**8/10-bit A/D converter : 16 channels**

- Resolution is selectable between 8-bit and 10-bit
- Activation by external trigger input is allowed
- Conversion time : 3 µs (at 24 MHz machine clock, including sampling time)

**Program patch function**

Address matching detection for 6 address pointers

**Capable of changing input voltage for port**

Automotive/CMOS-Schmitt input level (initial level is Automotive in single-chip mode)

**ROM security function**

The content of ROM can be protected (Only MASK ROM product).

**Flash memory security function**

Protects the content of Flash memory

## Contents

<b>Product Lineup</b> .....	<b>4</b>
<b>Pin Assignment</b> .....	<b>6</b>
<b>Pin Description</b> .....	<b>7</b>
<b>I/O Circuit Type</b> .....	<b>10</b>
<b>Handling Devices</b> .....	<b>15</b>
<b>Block Diagrams</b> .....	<b>18</b>
<b>Memory Map</b> .....	<b>20</b>
<b>I/O Map</b> .....	<b>21</b>
<b>CAN Controllers</b> .....	<b>29</b>
<b>Interrupt Factors, Interrupt Vectors,</b>	
<b>Interrupt Control Register</b> .....	<b>36</b>
<b>Electrical Characteristics</b> .....	<b>38</b>
Absolute Maximum Ratings .....	38
Recommended Conditions .....	40
DC Characteristics .....	41
<b>AC Characteristics</b> .....	<b>43</b>
<b>Clock Timing</b> .....	<b>43</b>
<b>Reset Standby Input</b> .....	<b>45</b>
<b>Power-on Reset</b> .....	<b>46</b>
<b>UART</b> .....	<b>46</b>
<b>Trigger Input Timing</b> .....	<b>51</b>
<b>Timer Related Resource Input Timing</b> .....	<b>52</b>
<b>Timer Related Resource Output Timing</b> .....	<b>52</b>
<b>CAN PLL cycle jitter</b> .....	<b>53</b>
<b>A/D Converter</b> .....	<b>54</b>
Definition of A/D Converter Terms .....	56
Flash Memory Program/Erase Characteristics .....	59
<b>Ordering Information</b> .....	<b>60</b>
<b>Package Dimension</b> .....	<b>61</b>
<b>Major Changes</b> .....	<b>62</b>


### 3. Pin Description

Pin No.	Pin name	I/O circuit type*	Function
1	AV <sub>CC</sub>	I	V <sub>CC</sub> power input pin for analog circuit.
2	AVR	—	Power (Vref+) input pin for A/D converter. It should be below V <sub>CC</sub> .
3 to 7	P60 to P64	H	General-purpose I/O port.
	AN0 to AN4		Analog input pins for A/D converter.
8 to 10	P65 to P67	H	General-purpose I/O port.
	AN5 to AN7		Analog input pins for A/D converter.
	PPGA (B) , PPGC (D) , PPGE (F)		Output pins for PPG.
11	P80	F	General-purpose I/O port.
	ADTG		Trigger input pin for A/D converter.
	INT12R		External interrupt request input pin for INT12R.
12	P50	L	General-purpose I/O port.
	AN8		Analog input pin for A/D converter.
	SIN2		Serial data input pin for UART2.
13	P51	H	General-purpose I/O port.
	AN9		Analog input pin for A/D converter.
	SOT2		Serial data output pin for UART2.
14	P52	H	General-purpose I/O port.
	AN10		Analog input pin for A/D converter.
	SCK2		Clock I/O pin for UART2.
15	P53	H	General-purpose I/O port.
	AN11		Analog input pin for A/D converter.
	TIN3		Event input pin for reload timer 3.
16	P54	H	General-purpose I/O port.
	AN12		Analog input pin for A/D converter.
	TOT3		Output pin for reload timer 3
	INT8		External interrupt request input pin for INT8.
17	P55	H	General-purpose I/O port.
	AN13		Analog input pin for A/D converter.
	INT10		External interrupt request input pin for INT10.




(Continued)

Pin No.	Pin name	I/O circuit type*	Function
18	P56	H	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	AN14		Analog input pin for A/D converter.
	INT11		External interrupt request input pin for INT11.
19	P57	H	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	AN15		Analog input pin for A/D converter.
	INT13		External interrupt request input pin for INT13.
20	MD2	D	Input pin for operation mode specification.
21, 22	MD1, MD0	C	Input pins for operation mode specification.
23	$\overline{RST}$	E	Reset input pin.
24	$V_{CC}$	—	Power input pin (3.5 V to 5.5 V).
25	$V_{SS}$	—	Power input pin (0 V).
26	C	I	Power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 $\mu$ F ceramic condenser.
27	X0	A	Oscillation input pin.
28	X1		Oscillation output pin.
29 to 32	P27 to P24	G	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	IN3 to IN0		Event input pins for input capture 0 to 3.
33 to 35	P23 to P21	J	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port (Different I/O circuit type from MB90V950AMAS).
	PPGF (E) , PPGD (C) , PPGB(A)		Output pins for PPG.
36	P20	J	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port (Different I/O circuit type from MB90V950AMAS).
37	P85	K	General-purpose I/O port.
	SIN1		Serial data input pin for UART1.
38	P87	F	General-purpose I/O port.
	SCK1		Clock I/O pin for UART1.
39	P86	F	General-purpose I/O port.
	SOT1		Serial data output pin for UART1.

*(Continued)*


Type	Circuit	Remarks
E	 <p>Pull-up resistor</p> <p>R</p> <p>CMOS hysteresis inputs</p>	CMOS hysteresis input pin

*(Continued)*

Type	Circuit	Remarks
F	 <p>Pout Nout CMOS hysteresis inputs Automotive inputs Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>CMOS hysteresis inputs (<math>V_{IH}0.8\text{Vcc}</math> <math>V_{IL}0.2\text{Vcc}</math>) (With the standby-time input shutdown function)</li> <li>Automotive input (With the standby-time input shutdown function)</li> </ul>
G	 <p>Pull-up resistor Pull-up control Pout Nout CMOS hysteresis inputs Automotive inputs Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>CMOS hysteresis inputs (<math>V_{IH}0.8\text{Vcc}</math> <math>V_{IL}0.2\text{Vcc}</math>) (With the standby-time input shutdown function)</li> <li>Automotive input (With the standby-time input shutdown function)</li> </ul>
H	 <p>Pout Nout CMOS hysteresis inputs Automotive inputs Standby control for input shutdown Analog input</p>	<ul style="list-style-type: none"> <li>CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>CMOS hysteresis inputs (<math>V_{IH}0.8\text{Vcc}</math> <math>V_{IL}0.2\text{Vcc}</math>) (With the standby-time input shutdown function)</li> <li>Automotive input (With the standby-time input shutdown function)</li> <li>A/D analog input</li> </ul>

*(Continued)*

*(Continued)*

Type	Circuit	Remarks
L	 <p>Pout Nout R CMOS hysteresis input Automotive input CMOS hysteresis inputs Standby control for input shutdown Analog input</p>	<ul style="list-style-type: none"> <li>CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>CMOS hysteresis inputs (<math>V_{IH} 0.8Vcc</math> <math>V_{IL} 0.2Vcc</math>) (With the standby-time input shutdown function)</li> <li>Automotive input (With the standby-time input shutdown function)</li> <li>CMOS hysteresis input (<math>V_{IH} 0.7Vcc</math> <math>V_{IL} 0.3Vcc</math>) (With the standby-time input shutdown function)</li> <li>A/D analog input</li> </ul>

## 5. Handling Devices

### 1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than  $V_{CC}$  pin or lower than  $V_{SS}$  pin is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pin and  $V_{SS}$  pin.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

Use meticulous care not to exceed the rating.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ , AVR) exceed the digital power-supply voltage.

### 2. Treatment of unused pins

Leaving unused input pins open may result in permanent damage of the device due to misbehavior or latch-up. Therefore, they must be pulled up or pulled down through resistors. In this case, those resistors should be more than  $2\text{ k}\Omega$ .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

### 3. Using external clock


The high-speed oscillator pins (X0, X1) can not be used for external clock inputs.

### 4. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

## 6. Block Diagrams

### ■ MB90V950AMAS



Address	Register	Abbreviation	Access	Resource name	Initial value
000020 <sub>H</sub>	Serial Mode Register 0	SMR0	W, R/W	UART0	00000000 <sub>B</sub>
000021 <sub>H</sub>	Serial Control Register 0	SCR0	W, R/W		00000000 <sub>B</sub>
000022 <sub>H</sub>	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 <sub>B</sub> /11111111 <sub>B</sub>
000023 <sub>H</sub>	Serial Status Register 0	SSR0	R, R/W		00001000 <sub>B</sub>
000024 <sub>H</sub>	Extended Communication Control Register 0	ECCR0	R, W, R/W		000000XX <sub>B</sub>
000025 <sub>H</sub>	Extended Status/Control Register 0	ESCR0	R/W		00000X00 <sub>B</sub>
000026 <sub>H</sub>	Baud Rate Generator Register 00	BGR00	R/W, R		00000000 <sub>B</sub>
000027 <sub>H</sub>	Baud Rate Generator Register 01	BGR01	R/W, R		00000000 <sub>B</sub>
000028 <sub>H</sub>	Serial Mode Register 1	SMR1	W, R/W	UART1	00000000 <sub>B</sub>
000029 <sub>H</sub>	Serial Control Register 1	SCR1	W, R/W		00000000 <sub>B</sub>
00002A <sub>H</sub>	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 <sub>B</sub> /11111111 <sub>B</sub>
00002B <sub>H</sub>	Serial Status Register 1	SSR1	R, R/W		00001000 <sub>B</sub>
00002C <sub>H</sub>	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XX <sub>B</sub>
00002D <sub>H</sub>	Extended Status/Control Register 1	ESCR1	R/W		00000X00 <sub>B</sub>
00002E <sub>H</sub>	Baud Rate Generator Register 10	BGR10	R/W, R		00000000 <sub>B</sub>
00002F <sub>H</sub>	Baud Rate Generator Register 11	BGR11	R/W, R		00000000 <sub>B</sub>
000030 <sub>H</sub> to 00003A <sub>H</sub>	Reserved				
00003B <sub>H</sub>	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	11000000 <sub>B</sub>
00003C <sub>H</sub> to 000043 <sub>H</sub>	Reserved				
000044 <sub>H</sub>	PPGA Operation Mode Control Register	PPGCA	W, R/W	16-bit PPG A/B	01000111 <sub>B</sub>
000045 <sub>H</sub>	PPGB Operation Mode Control Register	PPGCB	W, R/W		01000001 <sub>B</sub>
000046 <sub>H</sub>	PPGA/B Count Clock Select Register	PPGAB	R/W		00000010 <sub>B</sub>
000047 <sub>H</sub>	Reserved				
000048 <sub>H</sub>	PPG C Operation Mode Control Register	PPGCC	W, R/W	16-bit PPG C/D	01000111 <sub>B</sub>
000049 <sub>H</sub>	PPG D Operation Mode Control Register	PPGCD	W, R/W		01000001 <sub>B</sub>
00004A <sub>H</sub>	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		00000010 <sub>B</sub>
00004B <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
00004C <sub>H</sub>	PPG E Operation Mode Control Register	PPGCE	W, R/W	16-bit PPG E/F	01000111 <sub>B</sub>
00004D <sub>H</sub>	PPG F Operation Mode Control Register	PPGCF	W, R/W		01000001 <sub>B</sub>
00004E <sub>H</sub>	PPG E/PPG F Count Clock Select Register	PPGEF	R/W		00000010 <sub>B</sub>
00004F <sub>H</sub>	Reserved				
000050 <sub>H</sub>	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000 <sub>B</sub>
000051 <sub>H</sub>	Input Capture Edge 0/1	ICE01	R/W, R		111010XX <sub>B</sub>
000052 <sub>H</sub>	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000 <sub>B</sub>
000053 <sub>H</sub>	Input Capture Edge 2/3	ICE23	R		111111XX <sub>B</sub>
000054 <sub>H</sub> to 000063 <sub>H</sub>	Reserved				
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W		11110000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W		11110000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W	A/D Converter	00011110 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W, W		00000001 <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R		00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R		11111100 <sub>B</sub>
00006C <sub>H</sub>	A/D Converter Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	A/D Converter Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Reserved				
00006F <sub>H</sub>	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	11111101 <sub>B</sub>
000070 <sub>H</sub> to 00007F <sub>H</sub>	Reserved				
000080 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Controller 1. Refer to " <a href="#">CAN Controllers</a> "				
000090 <sub>H</sub> to 00009D <sub>H</sub>	Reserved				
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	11000000 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value	
0000C1 <sub>H</sub>		Reserved				
0000C2 <sub>H</sub>		Reserved				
0000C3 <sub>H</sub> to 0000C9 <sub>H</sub>		Reserved				
0000CA <sub>H</sub>	External Interrupt Enable 1	ENIR1	R/W	DTP/External Interrupt	00000000 <sub>B</sub>	
0000CB <sub>H</sub>	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX <sub>B</sub>	
0000CC <sub>H</sub>	Detection Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>	
0000CD <sub>H</sub>					00000000 <sub>B</sub>	
0000CE <sub>H</sub>	External Interrupt Source Select	EISSR	R/W		00000000 <sub>B</sub>	
0000CF <sub>H</sub>	PLL clock Control Register	PSCCR	W		11110000 <sub>B</sub>	
0000D0 <sub>H</sub> to 0000D7 <sub>H</sub>		Reserved				
0000D8 <sub>H</sub>	Serial Mode Register 2	SMR2	W, R/W	UART2	00000000 <sub>B</sub>	
0000D9 <sub>H</sub>	Serial Control Register 2	SCR2	W, R/W		00000000 <sub>B</sub>	
0000DA <sub>H</sub>	Reception/Transmission Data Register 2	RDR2/ TDR2	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>	
0000DB <sub>H</sub>	Serial Status Register 2	SSR2	R, R/W		00001000 <sub>B</sub>	
0000DC <sub>H</sub>	Extended Communication Control Register 2	ECCR2	R, W, R/W		000000XX <sub>B</sub>	
0000DD <sub>H</sub>	Extended Status/Control Register 2	ESCR2	R/W		00000X00 <sub>B</sub>	
0000DE <sub>H</sub>	Baud Rate Generator Register 20	BGR20	R/W, R		00000000 <sub>B</sub>	
0000DF <sub>H</sub>	Baud Rate Generator Register 21	BGR21	R/W, R		00000000 <sub>B</sub>	
0000E0 <sub>H</sub> to 0000FF <sub>H</sub>		Reserved				
007900 <sub>H</sub> to 007913 <sub>H</sub>		Reserved				
007914 <sub>H</sub>	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX <sub>B</sub>	
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>	
007916 <sub>H</sub>	Reload Register LB	PRLLB	R/W		XXXXXXXX <sub>B</sub>	
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>	
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>	
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>	
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W		XXXXXXXX <sub>B</sub>	
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>	

*(Continued)*

**List of Control Registers (2)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007D00 <sub>H</sub>	Control status register	CSR	R/W, W R/W, R	0XXXX0X1 00XXX000 <sub>B</sub>
007D01 <sub>H</sub>				
007D02 <sub>H</sub>	Last event indicator register	LEIR	R/W	000X0000 XXXXXXXX <sub>B</sub>
007D03 <sub>H</sub>				
007D04 <sub>H</sub>	Receive and transmit error counter	RTEC	R	00000000 00000000 <sub>B</sub>
007D05 <sub>H</sub>				
007D06 <sub>H</sub>	Bit timing register	BTR	R/W	11111111 X1111111 <sub>B</sub>
007D07 <sub>H</sub>				
007D08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D09 <sub>H</sub>				
007D0A <sub>H</sub>	Transmit RTR register	TRTRR	R/W	00000000 00000000 <sub>B</sub>
007D0B <sub>H</sub>				
007D0C <sub>H</sub>	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D0D <sub>H</sub>				
007D0E <sub>H</sub>	Transmit interrupt enable register	TIER	R/W	00000000 00000000 <sub>B</sub>
007D0F <sub>H</sub>				
007D10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D11 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D12 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D13 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D15 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D16 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D17 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D19 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D1A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D1B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>

**List of Message Buffers (DLC Registers and Data Registers)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>
007C61 <sub>H</sub>				
007C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	XXXXXXXX <sub>B</sub>
007C63 <sub>H</sub>				
007C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	XXXXXXXX <sub>B</sub>
007C65 <sub>H</sub>				
007C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	XXXXXXXX <sub>B</sub>
007C67 <sub>H</sub>				
007C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	XXXXXXXX <sub>B</sub>
007C69 <sub>H</sub>				
007C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>
007C6B <sub>H</sub>				
007C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>
007C6D <sub>H</sub>				
007C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>
007C6F <sub>H</sub>				
007C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>
007C71 <sub>H</sub>				
007C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>
007C73 <sub>H</sub>				
007C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>
007C75 <sub>H</sub>				
007C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>
007C77 <sub>H</sub>				
007C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>
007C79 <sub>H</sub>				
007C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>
007C7B <sub>H</sub>				
007C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>
007C7D <sub>H</sub>				
007C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>
007C7F <sub>H</sub>				

*(Continued)*

## 10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register


Interrupt cause	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N	#08	FFFFFDCH	—	—
INT9 instruction	N	#09	FFFFD8H	—	—
Exception	N	#10	FFFFD4H	—	—
Reserved	N	#11	FFFFD0H	ICR00	0000B0H
Reserved	N	#12	FFFFCC <sub>H</sub>		
CAN 1 reception	N	#13	FFFC8H	ICR01	0000B1H
CAN 1 transmission/node status	N	#14	FFFC4H		
Reserved	N	#15	FFFC0H	ICR02	0000B2H
Reserved	N	#16	FFFBCH		
Reserved	N	#17	FFFB8H	ICR03	0000B3H
Reserved	N	#18	FFFB4H		
16-bit reload timer 2	Y1	#19	FFFB0H	ICR04	0000B4H
16-bit reload timer 3	Y1	#20	FFFACH		
Reserved	N	#21	FFFA8H	ICR05	0000B5H
Reserved	N	#22	FFFA4H		
PPG C/D	N	#23	FFFA0H	ICR06	0000B6H
PPG A/B/E/F	N	#24	FFF9CH		
Timebase timer	N	#25	FFF98H	ICR07	0000B7H
External interrupt 8 to 11	Y1	#26	FFF94H		
Reserved	N	#27	FFF90H	ICR08	0000B8H
External interrupt 12 to 15	Y1	#28	FFF8CH		
A/D converter	Y1	#29	FFF88H	ICR09	0000B9H
I/O timer 0	N	#30	FFF84H		
Reserved	N	#31	FFF80H	ICR10	0000BAH
Reserved	N	#32	FFF7CH		
Input capture 0 to 3	Y1	#33	FFF78H	ICR11	0000BBH
Reserved	N	#34	FFF74H		
UART 0 reception	Y2	#35	FFFF70H	ICR12	0000BCH
UART 0 transmission	Y1	#36	FFFF6CH		
UART 1 reception	Y2	#37	FFFF68H	ICR13	0000BDH
UART 1 transmission	Y1	#38	FFFF64H		


(Continued)

#### 11.4.2 Reset Standby Input


Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	500	—	ns	Under normal operation
			Oscillation time of oscillator* + 100 $\mu$ s	—	$\mu$ s	In stop mode
			100	—	$\mu$ s	In timebase timer mode

\* : Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of  $\mu$ s and several ms. An External clock of oscillation time is 0 ms.





Internal Clock Shift Operation




External Clock Shift Operation

ESCR : SCES = 1, ECCR : SCDE = 1

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal clock operation $C_L = 80\text{pF} + 1\text{TTL.}$	5 $t_{CP}^*$	—	ns
SCK $\downarrow \rightarrow$ SOT delay time	$t_{SLOVI}$		— 50	+ 50	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	$t_{IVSHI}$		$t_{CP} + 80$	—	ns
SCK $\uparrow \rightarrow$ SIN hold time	$t_{SHIXI}$		0	—	ns
SOT $\rightarrow$ SCK $\uparrow$ delay time	$t_{SOVHI}$		3 $t_{CP} - 70$	—	ns


\*: The  $t_{CP}$  indicates machine clock



#### 11.4.5 Trigger Input Timing

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT8, INT9R INT10, INT11 INT12R, INT13 INT14R, INT15R ADTG	—	5 $t_{CP}$	—	ns

Note :  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “(1) Clock Timing”.



**11.5 A/D Converter**
 $(3.0 \text{ V} \leq \text{AVR} = \text{AV}_{\text{SS}})$ 

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero reading voltage	$V_{\text{OT}}$	AN0 to AN15	$\text{AV}_{\text{SS}} - 1.5\text{LSB}$	$\text{AV}_{\text{SS}} + 0.5\text{LSB}$	$\text{AV}_{\text{SS}} + 2.5\text{LSB}$	V	
Full scale reading voltage	$V_{\text{FST}}$	AN0 to AN15	$\text{AVR} - 3.5\text{LSB}$	$\text{AVR} - 1.5\text{LSB}$	$\text{AVR} + 0.5\text{LSB}$	V	
Compare time	—	—	0.66	—	16500	$\mu\text{s}$	$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$
			2.2				$3.0 \text{ V} \leq \text{AV}_{\text{CC}} < 4.5 \text{ V}$
Sampling time	—	—	0.4	—	$\infty$	$\mu\text{s}$	$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$
			1.0				$3.0 \text{ V} \leq \text{AV}_{\text{CC}} < 4.5 \text{ V}$
Analog port input current	$I_{\text{AIN}}$	AN0 to AN15	-3	—	+3	$\mu\text{A}$	
Analog input voltage range	$V_{\text{AIN}}$	AN0 to AN15	$\text{AV}_{\text{SS}}$	—	$\text{AVR}$	V	
Reference voltage range	—	AVR	$\text{AV}_{\text{SS}} + 2.7$	—	$\text{AV}_{\text{CC}}$	V	
Power supply current	$I_A$	$\text{AV}_{\text{CC}}$	—	3.5	7.5	mA	
	$I_{\text{AH}}$	$\text{AV}_{\text{CC}}$	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	AVR	—	600	900	$\mu\text{A}$	
	$I_{\text{RH}}$	AVR	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN15	—	—	4	LSB	

\* : If A/D converter is not operating, a current when CPU is stopped is applicable ( $\text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = \text{AVR} = 5.0 \text{ V}$ ).

(Continued)

