# E·XFL



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Supplier Device Package	-
Package / Case	-
Security Features	-
Operating Temperature	-
Voltage - I/O	-
USB	-
SATA	-
Ethernet	-
Display & Interface Controllers	-
Graphics Acceleration	-
RAM Controllers	-
Co-Processors/DSP	•
Speed	-
Number of Cores/Bus Width	-
Core Processor	-
Product Status	Active

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**Pin Assignments** 

Signal	Signal Description	Pin Number	Pin Type	Power Supply	Note
IFC_AD12/ GPIO38/ IRQ09	IFC Muxed Address,Data	G26	I/O	BVDD	-
IFC_AD13/ GPIO39/ IRQ07	IFC Muxed Address,Data	G27	I/O	BVDD	_
<b>IFC_AD14</b> / GPIO40/ IRQ06	IFC Muxed Address,Data	G28	I/O	BVDD	_
<b>IFC_AD15</b> / GPIO41/ TIMER02	IFC Muxed Address,Data	H28	I/O	BVDD	-
IFC_ADDR16/ GPO08	IFC Address	H26	0	BVDD	2
IFC_ADDR17/ GPO09	IFC Address	H25	0	BVDD	2
IFC_ADDR18/ GPO10	IFC Address	H24	0	BVDD	2
IFC_ADDR19/ GPO11	IFC Address	H22	0	BVDD	2
IFC_ADDR20/ GPO12	IFC Address	H21	0	BVDD	2
IFC_ADDR21/ GPO13	IFC Address	J28	0	BVDD	2
IFC_ADDR22/ GPO14	IFC Address	J27	0	BVDD	18
IFC_ADDR23/ GPO15	IFC Address	J25	0	BVDD	2
IFC_ADDR24/ GPO16	IFC Address	J24	0	BVDD	2
IFC_ADDR25/ GPO17	IFC Address	J23	0	BVDD	2
IFC_ADDR26/ GPO18	IFC Address	J22	0	BVDD	2
IFC_AVD/ GPO54	IFC Address Valid	L28	0	BVDD	2
IFC_CS_B00/ GPO55	IFC Chip Select	K21	0	BVDD	—
IFC_CS_B01/ GPO64	IFC Chip Select	K28	0	BVDD	—
IFC_CS_B02/ GPO65	IFC Chip Select	L24	0	BVDD	—
IFC_WE_B/ GPO52	IFC Write Enable/GPCM Write Byte Select0/ Generic ASIC i/f Start of Frame	L26	0	BVDD	2



**Pin Assignments** 

### Table 1. BSC9132 Pinout Listing (continued)

Signal Signal Description		Pin Number	Pin Type	Power Supply	Note
ANT2_DIO104/ TDM1_RCK/ GPIO92	TDM1 Receive Clock	K4	I/O	X2VDD	-1
ANT2_DIO105/ TDM1_RFS/ TIMER08	TDM1 Receive Frame Sync	K7	I/O	X2VDD	-1
ANT2_DIO102/ TDM1_RXD	TDM1 Receive Data	J7	I/O	X2VDD	-1
	TDM2 over RF3				I
ANT3_RX_CLK/ TDM2_TCK/ GPIO04	TDM2 Clock	D1	I/O	X2VDD	-1
ANT3_DIO007/ TDM2_TFS	TDM2 Transmit Frame Sync	B3	I/O	X2VDD	-1
ANT3_DIO011/ TDM2_TXD	TDM2 Transmit Data	B1	I/O	X2VDD	-1
ANT3_DIO008/ TDM2_RCK/ CKSTP0_OUT_B	TDM2 Receive Clock	A2	I/O	X2VDD	-1
ANT3_DIO009/ TDM2_RFS/ CKSTP1_OUT_B	TDM2 Receive Frame Sync	C3	I/O	X2VDD	-1
ANT3_DIO010/ TDM2_RXD	TDM2 Receive Data	D4	I/O	X2VDD	-1
	SerDes				
SD_TX03	Tx Data out	AE19	0	XPADVDD	—
SD_TX02	Tx Data out	AE21	0	XPADVDD	—
SD_TX01	Tx Data out	AE23	0	XPADVDD	—
SD_TX00	Tx Data out	AE25	0	XPADVDD	—
SD_TX_B03	Tx Data out, inverted	AF19	0	XPADVDD	—
SD_TX_B02	Tx Data out, inverted	AF21	0	XPADVDD	
SD_TX_B01	Tx Data out, inverted	AF23	0	XPADVDD	
SD_TX_B00	Tx Data out, inverted	AF25	0	XPADVDD	
SD_RX03	Rx Data in	AG18	I	XCOREVDD	
SD_RX02	Rx Data in	AG20	I	XCOREVDD	—
SD_RX01	Rx Data in	AG22	I	XCOREVDD	—
SD_RX00	Rx Data in	AG24	I	XCOREVDD	—
SD_RX_B03	Rx Data in, Inverted	AH18	I	XCOREVDD	—
SD_RX_B02	Rx Data in, Inverted	AH20	I	XCOREVDD	—
SD_RX_B01	Rx Data in, Inverted	AH22	I	XCOREVDD	—



### Table 1. BSC9132 Pinout Listing (continued)

Signal	Signal Description	Pin Number	Pin Type	Power Supply	Note
ANT1_DIO111/ TIMER07/ GPIO24	Timer 7	U3	I/O	X1VDD	-1
ANT2_DIO105/ TDM1_RFS/ TIMER08	Timer 8	K7	I/O	X2VDD	- 1
	OCeaN DMA	·			l
SDHC_DATA03/ <b>DMA_DDONE_B00</b> / CKSTP1_IN_B/ GPIO77	DMA done	E25	I/O	BVDD	I
ANT2_TX_FRAME/ DMA_DDONE_B00	DMA done	G4	0	X2VDD	I
SDHC_WP/ DMA_DREQ_B00/ CKSTP0_IN_B/ GPIO78	DMA request	G23	I	BVDD	- 1
ANT2_RX_FRAME/ DMA_DREQ_B00	DMA request	НЗ	I	X2VDD	- 1
SDHC_CD/ DMA_DACK_B00/ MCP1_B/ GPIO79/ IRQ10	DMA acknowledge	C25	0	BVDD	- 1
ANT2_TXNRX/ DMA_DACK_B00	DMA acknowledge	H2	0	X2VDD	- 1
	System DMA				I
ANT4_ENABLE/ SYS_DMA_DONE	System DMA done	Y2	0	X1VDD	- 1
UART_RTS_B01/ SYS_DMA_DONE/ GPO45/ ANT4_AGC	System DMA done	¥27	0	OVDD	- 1
UART_CTS_B01/ SYS_DMA_REQ/ SRESET_B/ GPIO44/ IRQ05	System DMA request	W22	I	OVDD	- 1
ANT4_DIO001/ SYS_DMA_REQ	System DMA request	U6	I	X1VDD	- 1
	Interrupts		L		l
USB_D04/ GPIO00/ IRQ00	External Interrupt	P26	I	CVDD	- 1



**Pin Assignments** 

Table 1. BSC9132 Pinout Listing (continued	ł)
--	----

Signal	Signal Description	Pin Number	Pin Type	Power Supply	Note
SDHC_WP/ DMA_DREQ_B00/ CKSTP0_IN_B/ GPI078	General Purpose I/O	G23	I/O	BVDD	- 1
SDHC_CD/ DMA_DACK_B00/ MCP1_B/ GPI079/ IRQ10	General Purpose I/O	C25	I/O	BVDD	-1
ANT1_RX_FRAME/ GPIO80	General Purpose I/O	R2	I/O	X1VDD	- 1
ANT1_DIO100/ GPIO81	General Purpose I/O	P4	I/O	X1VDD	- 1
ANT1_DIO101/ GPIO82	General Purpose I/O	R1	I/O	X1VDD	- 1
ANT1_DIO102/ GPIO83	General Purpose I/O	R5	I/O	X1VDD	- 1
ANT1_DIO103/ GPIO84	General Purpose I/O	R7	I/O	X1VDD	- 1
ANT1_DIO104/ GPIO85	General Purpose I/O	T1	I/O	X1VDD	- 1
ANT1_DIO105/ GPIO86	General Purpose I/O	Т3	I/O	X1VDD	- 1
ANT1_DIO106/ <b>GPI087</b> / IRQ10	General Purpose I/O	T5	I/O	X1VDD	
ANT1_DIO107/ G <b>PI088</b> / IRQ11	General Purpose I/O	T6	I/O	X1VDD	
ANT2_RX_CLK/ GPIO91	General Purpose I/O	J3	I/O	X2VDD	- 1
ANT2_DIO104/ TDM1_RCK/ GPI092	General Purpose I/O	К4	I/O	X2VDD	
ANT1_RX_CLK/ TSEC_1588_TRIG_IN2/ GPIO95	General Purpose I/O	P2	I/O	X1VDD	- 1
	GPO				
ANT4_TX_FRAME/ GP006	General Purpose Output	Y3	0	X1VDD	- 1
IFC_ADDR16/ GP008	General Purpose Output	H26	0	BVDD	- 1
IFC_ADDR17/ GP009	General Purpose Output	H25	0	BVDD	- 1



**Pin Assignments** 

Table 1.	BSC9132	Pinout	Listina	(continued)	١
	0000102	i mout	Listing	(oonanaca)	,

Signal	Signal Description	Pin Number	Pin Type	Power Supply	Note			
<b>cfg_d2_dram_type</b> / ANT1_AGC/ GPO58	DDR2 DRAM Type	R3	I	X1VDD	2			
<b>cfg_ifc_ecc[0]</b> / UART_RTS_B00/ PPS_LED/GPO43	IFC ECC Enable Configuration	AB26	I	OVDD	2			
cfg_ifc_ecc[1]/UART_SOUT01/ GPO56	IFC ECC Enable Configuration	W23	I	OVDD	2			
<b>cfg_host_agt</b> /UART_RTS_B01/ SYS_DMA_DONE/ GPO45/ ANT4_AGC	Host/Agent Configuration	Y27	I	OVDD	2			
cfg_ifc_adm_mode/IFC_WE_B/ GPO52	IFC Address Shift Mode Configuration	L26	Ι	BVDD	2			
cfg_ifc_flash_mode/EE1	IFC Flash Mode Configuration	T25	I	OVDD	2			
cfg_srds_io_ports[0]/READY/ ASLEEP/READY_P1	SerDes I/O Port Selection	U21	I	OVDD	2			
cfg_srds_io_ports[1]/ ANT1_DIO000	SerDes I/O Port Selection	L7	I	X1VDD	2			
cfg_srds_io_ports[2]/ ANT1_DIO010	SerDes I/O Port Selection	M1	Ι	X1VDD	2			
cfg_srds_io_ports[3]/ ANT1_DIO011	SerDes I/O Port Selection	N3	I	X1VDD	2			
cfg_srds_io_ports[4]/ ANT3_TX_FRAME	SerDes I/O Port Selection	E3	I	X2VDD	2			
cfg_srds_io_ports[5]/ ANT4_TX_FRAME/ GPO06	SerDes I/O Port Selection	Y3	I	X1VDD	2			
cfg_srds_io_ports[6]/ SPI2_MOSI	SerDes I/O Port Selection	E7	I	X2VDD	2			
cfg_rom_loc[0]/ANT1_DIO006	Boot ROM Location	N6	I	X1VDD	2			
cfg_rom_loc[1]/ANT1_DIO007	Boot ROM Location	MЗ	I	X1VDD	2			
cfg_rom_loc[2]/ANT1_DIO008	Boot ROM Location	M2	I	X1VDD	2			
cfg_rom_loc[3]/ANT2_AGC/ GPO89	Boot ROM Location	G1	I	X2VDD	2			
<b>cfg_srds_pll_timeout_en</b> / ANT1_DIO001	SerDes PLL Timeout Enable	N7	I	X1VDD	2, 4			
cfg_d1_ddr_half_full_mode/ ANT1_DIO002	Power Architecture DDR Mode	P7	I	X1VDD	2			
cfg_d2_ddr_half_full_mode/ ANT1_DIO003	DSP DDR Mode	N5	I	X1VDD	2			
cfg_srds_refclk/ANT1_DIO009	SerDes Reference Clock Configuration	M5	I	X1VDD	2			
Power Supply								



**Pin Assignments** 

Signal	Signal Description	Pin Number	Pin Type	Power Supply	Note	
G1VDD	DDR Supply	E11	_	G1VDD	_	
G1VDD	DDR Supply	H9	—	G1VDD	—	
G1VDD	DDR Supply	H10	—	G1VDD	_	
G1VDD	DDR Supply	H11	—	G1VDD	_	
G1VDD	DDR Supply	H12	—	G1VDD	—	
G1VDD	DDR Supply	H13	—	G1VDD	—	
G1VDD	DDR Supply	H14	—	G1VDD	—	
G1VDD	DDR Supply	H15	—	G1VDD	—	
G1VDD	DDR Supply	H16	—	G1VDD	—	
G1VDD	DDR Supply	H17	—	G1VDD	_	
G1VDD	DDR Supply	H18	—	G1VDD	—	
G1VDD	DDR Supply	H19	—	G1VDD	_	
G1VDD	DDR Supply	H20	—	G1VDD	_	
G1VDD	DDR Supply	B18	—	G1VDD	_	
G1VDD	DDR Supply	B23	—	G1VDD	_	
G1VDD	DDR Supply	D20	—	G1VDD	—	
G1VDD	DDR Supply	E15	—	G1VDD	—	
G2VDD	DDR Supply	AC3	—	G2VDD	_	
G2VDD	DDR Supply	AC10	—	G2VDD	_	
G2VDD	DDR Supply	AA8	—	G2VDD	—	
G2VDD	DDR Supply	AA9	—	G2VDD	_	
G2VDD	DDR Supply	AA10	—	G2VDD	_	
G2VDD	DDR Supply	AA11	—	G2VDD	—	
G2VDD	DDR Supply	AA12	—	G2VDD	—	
G2VDD	DDR Supply	AA13	—	G2VDD	—	
G2VDD	DDR Supply	AA14	—	G2VDD	—	
G2VDD	DDR Supply	AA15	—	G2VDD	_	
G2VDD	DDR Supply	AD6	—	G2VDD	—	
G2VDD	DDR Supply	AD13	—	G2VDD	_	
G2VDD	DDR Supply	AF2	—	G2VDD	_	
G2VDD	DDR Supply	AG4	—	G2VDD	_	
G2VDD	DDR Supply	AG9	—	G2VDD	—	
G2VDD	DDR Supply	AG12	_	G2VDD	—	
G2VDD	DDR Supply	AC15	-	G2VDD	—	
LVDD	Ethernet Supply	Y23	—	LVDD	1 —	
LVDD	Ethernet Supply	AA25	—	LVDD	—	

### Table 1. BSC9132 Pinout Listing (continued)



Signal	Signal Description	Pin Number	Pin Type	Power Supply	Note	
VSS	Platform and Core Ground	D22	—	_		
VSS	Platform and Core Ground	D24	—	_		
VSS	Platform and Core Ground	E27	—		_	
VSS	Platform and Core Ground	F18	—			
VSS	Platform and Core Ground	F21	—		—	
VSS	Platform and Core Ground	H23	— T		—	
VSS	Platform and Core Ground	H27	— T		—	
VSS	Platform and Core Ground	J15			—	
VSS	Platform and Core Ground	J19	— T		—	
VSS	Platform and Core Ground	J21	— T		—	
VSS	Platform and Core Ground	K15			—	
VSS	Platform and Core Ground	K17	— T		—	
VSS	Platform and Core Ground	K19	—		_	
VSS	Platform and Core Ground	L15	—	_		
VSS	Platform and Core Ground	L17	—			
VSS	Platform and Core Ground	L19	—			
VSS	Platform and Core Ground	L27	—			
VSS	Platform and Core Ground	L21	—		_	
VSS	Platform and Core Ground	L23	—		_	
VSS	Platform and Core Ground	M15	—		_	
VSS	Platform and Core Ground	M17	—			
VSS	Platform and Core Ground	M19	—			
VSS	Platform and Core Ground	M21	—		_	
VSS	Platform and Core Ground	N15	—			
VSS	Platform and Core Ground	N17	—			
VSS	Platform and Core Ground	N19			—	
VSS	Platform and Core Ground	N21	—		—	
VSS	Platform and Core Ground	N24	—		—	
VSS	Platform and Core Ground	P27	—		—	
VSS	Platform and Core Ground	P15	—		—	
VSS	Platform and Core Ground	P17	—			
VSS	Platform and Core Ground	P19		_	—	
VSS	Platform and Core Ground	P21		_	—	
VSS	Platform and Core Ground	R15	<u> </u>	_	—	
VSS	Platform and Core Ground	R17		_	—	
VSS	Platform and Core Ground	R19			—	

### Table 1. BSC9132 Pinout Listing (continued)



PS#	Primary pin name	Pin width	Voltage domain	Recommended value	Current max	Typical current (A)	Max (A)	Note
90	SVDD	—	SerDes Core logic supply	1.0V	_	0.144	0.144	_
50	XVDD	—	SerDes I/O supply	1.5V	_	0.058	0.058	_
	AVDD_CORE0	—	Core 0 PLL supply					—
	AVDD_CORE1	—	Core 1 PLL supply	1.01/	_			_
	AVDD_DSP	_	DSP PLL supply		_			_
Analog	AVDD_PLAT	—	Platform PLL supply		_	0.005	0.015	_
Analog	AVDD_D1_DDR	—	DDR PLL supply	1.0 V	_	0.005	0.015	_
	AVDD_D2_DDR	_	DDR PLL supply		_			_
	SDAVDD1	_	SerDes PLL supply		_			
	SDAVDD2	_	SerDes PLL supply		—			_

#### Table 10. I/O Power (continued)

#### Note:

<sup>1</sup> For DDR typical, it is 40% DIMM utilization.

<sup>2</sup> For DDR max, it is 75% DIMM utilization.

<sup>3</sup> For I/O with different possible voltages, the currents listed above are for the higher voltage.

## 2.7 Input Clocks

This section provides information about the system clock specifications, spread spectrum sources, real time clock specifications, TDM clock specifications, and other input sources.

## 2.7.1 System Clock and DDR Clock Specifications

This table provides the system clock (SYSCLK) and DDR clock (DDRCLK) 3.3 V DC specifications.

#### Table 11. SYSCLK/DDRCLK DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  = 3.3 V  $\pm$  165 mV

Parameter	Symbol	Min	Typical	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	—	V	1
Input low voltage	V <sub>IL</sub>	—	_	0.8	V	1
Input capacitance	C <sub>IN</sub>	—	7	15	pf	-
Input current ( $V_{IN}$ = 0 V or $V_{IN}$ = $V_{DDC}$ )	I <sub>IN</sub>	—	_	±50	μA	2

#### Note:

1. Note that the min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 3.

This table provides the system clock (SYSCLK) and DDR clock (DDRCLK) AC timing specifications.

#### Table 12. SYSCLK/DDRCLK AC Timing Specifications

#### At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Note
SYSCLK frequency	f <sub>SYSCLK</sub>	66	—	100	MHz	1, 2



#### Table 12. SYSCLK/DDRCLK AC Timing Specifications (continued)

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  = 3.3 V  $\pm$  165 mV

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Note
SYSCLK cycle time	t <sub>SYSCLK</sub>	7.5	—	10	ns	1, 2
DDRCLK frequency	f <sub>DDRCLK</sub>	66	—	166	MHz	1
DDRCLK cycle time	t <sub>DDRCLK</sub>	6.0	—	15.15	ns	
SYSCLK/DDRCLK duty cycle	t <sub>KHK</sub> / t <sub>SYSCLK</sub> /DDRCLK	40	—	60	%	2
SYSCLK/DDRCLK slew rate	—	1	—	4	V/ns	3
SYSCLK/DDRCLK peak period jitter	—	—	—	± 150	ps	_
SYSCLK/DDRCLK jitter phase noise at –56 dBc	—	—	—	500	kHz	4
AC Input Swing Limits at 3.3 V $OV_{DD}$	ΔV <sub>AC</sub>	1.9	—	—	V	—

#### Note:

1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency do not exceed their respective maximum or minimum operating frequencies.

2. Measured at the rising edge and/or the falling edge at  $OV_{DD}/2$ .

3. Slew rate as measured from ±0.3  $\Delta V_{AC}$  at the center of peak to peak voltage at clock input.

4. Phase noise is calculated as FFT of TIE jitter.

## 2.7.2 DSP Clock (DSPCLKIN) Specifications

This table provides the DSP clock (DSPCLKIN) 3.3 V DC specifications.

#### Table 13. DSPCLKIN DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  = 3.3 V  $\pm$  165 mV

Parameter	Symbol	Min	Typical	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	—	V	1
Input low voltage	V <sub>IL</sub>	—	_	0.8	V	1
Input capacitance	C <sub>IN</sub>	—	7	15	pf	
Input current ( $V_{IN}$ = 0 V or $V_{IN}$ = $V_{DDC}$ )	I <sub>IN</sub>	—	_	±50	μA	2

Note:

1. Note that the min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 3.

This table provides the DSP clock (DSPCLKIN) AC timing specifications.

#### Table 14. DSPCLKIN AC Timing Specifications

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  = 3.3 V  $\pm$  165 mV

Parameter/Condition	Symbol	Min	Typical	Мах	Unit	Note
DSPCLKIN frequency	fsysclk	66	—	133	MHz	1, 2
DSPCLKIN cycle time	t <sub>SYSCLK</sub>	7.5	—	10	ns	1, 2
DSPCLKIN duty cycle	t <sub>KHK</sub> / t <sub>SYSCLK</sub>	40	—	60	%	2
DSPCLKIN slew rate		1	—	4	V/ns	3



This figure provides the AC test load for the DDR3 and DDR3Lcontroller bus.



Figure 12. DDR3 and DDR3L Controller Bus AC Test Load

## 2.8.2.3 DDR3 and DDR3L SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR3 SDRAM controller interface. Figure 13 shows the differential timing specification.



Figure 13. DDR3, and DDR3L SDRAM Differential Timing Specifications

#### NOTE

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as MCK\_B or MDQS\_B).

This table provides the DDR3 differential specifications for the differential signals MDQS/MDQS\_B and MCK/MCK\_B.

#### Table 26. DDR3 SDRAM Differential Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Note
Input AC Differential Cross-Point Voltage	V <sub>IXAC</sub>	$0.5\times GV_{DD}-0.150$	$0.5\times GV_{DD}+0.150$	V	1
Output AC Differential Cross-Point Voltage	V <sub>OXAC</sub>	$0.5\times GV_{DD}-0.115$	$0.5\times GV_{DD} + 0.115$	V	1

Note:

1. I/O drivers are calibrated before making measurements.

This table provides the DDR3 differential specifications for the differential signals MDQS/MDQS\_B and MCK/MCK\_B.

#### Table 27. DDR3L SDRAM Differential Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit	Note
Input AC Differential Cross-Point Voltage	V <sub>IXAC</sub>	$0.5\times GV_{DD}-0.135$	$0.5\times GV_{DD}+0.135$	V	1
Output AC Differential Cross-Point Voltage	V <sub>OXAC</sub>	$0.5\times GV_{DD}-0.105$	$0.5\times GV_{DD} + 0.105$	V	1

Note:

1. I/O drivers are calibrated before making measurements.



## 2.9 eSPI

This section describes the DC and AC electrical specifications for the SPI.

## 2.9.1 eSPI1 DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSPI1 on the device operating on a 3.3 V power supply.

#### Table 28. eSPI1 DC Electrical Characteristics (CV<sub>DD</sub> = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ CV <sub>DD</sub> )	I <sub>IN</sub>	—	±10	μA	2
Output high voltage (I <sub>OH</sub> = -6.0 mA)	V <sub>OH</sub>	2.4	—	V	—
Output low voltage (I <sub>OL</sub> = 6.0 mA)	V <sub>OL</sub>	—	0.5	V	—
Output low voltage (IOL = 3.2 mA)	V <sub>OL</sub>		0.4	V	—

Note:

<sup>1</sup> The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

<sup>2</sup> The symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for the eSPI1 and eSPI2 on the device operating on a 1.8 V power supply.

#### Table 29. eSPI DC Electrical Characteristics (CV<sub>DD</sub>, X2V<sub>DD</sub> = 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>	1.25	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.6	V	1
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ CV <sub>DD</sub> /X2V <sub>DD</sub> )	I <sub>IN</sub>	—	±40	μA	2, 3
Output high voltage (I <sub>OH</sub> = -6.0 mA)	V <sub>OH</sub>	1.35	—	V	—
Output low voltage (I <sub>OL</sub> = 6.0 mA)	V <sub>OL</sub>	—	0.4	V	—

Note:

<sup>1</sup> The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

<sup>2</sup> The symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

<sup>3</sup> eSPI1 is powered on  $CV_{DD}$ , SPI2 is on  $X2V_{DD}$  (see Table 3).

## 2.9.2 eSPI1 AC Timing Specifications

This table provides the eSPI1 input and output AC timing specifications.

#### Table 30. eSPI1 AC Timing Specifications

For recommended operating conditions, see Table 3.

Characteristic	Symbol <sup>1</sup>	Min	Мах	Unit	Note
eSPI outputs—Master data (internal clock) hold time	t <sub>NIKHOX</sub>	0.5 +	_	ns	2
		(t <sub>PLATFORM_CLK</sub> /2)			



## 2.10.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface.

#### Table 33. DUART AC Timing Specifications

Parameter	Value	Unit	Note
Minimum baud rate	CCB clock/1,048,576	baud	1
Maximum baud rate	CCB clock/16	baud	2
Oversample rate	16	—	3

#### Note:

1. CCB clock refers to the platform clock.

2. Actual attainable baud rate is limited by the latency of interrupt processing.

3. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

## 2.11 Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

This section provides the AC and DC electrical characteristics for enhanced three-speed Ethernet10/100/1000 controller and MII management.

## 2.11.1 SGMII Interface Electrical Characteristics

For SGMII interface electrical characteristics, see Section 2.20, "High-Speed Serial Interface (HSSI) DC Electrical Characteristics."

## 2.11.2 MII Management

## 2.11.2.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V and 2.5 V. The DC electrical characteristics for MDIO and MDC are provided in Table 34 and Table 35.

#### Table 34. MII Management DC Electrical Characteristics

At recommended operating conditions with  $LV_{DD} = 3.3$  V.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	—	V	_
Input low voltage	V <sub>IL</sub>	—	0.90	V	-
Input high current ( $LV_{DD} = Max$ , $V_{IN} = 2.1$ V)	Ι <sub>ΙΗ</sub>	_	40	μA	1
Input low current (LV <sub>DD</sub> = Max, $V_{IN} = 0.5 V$ )	۱ <sub>IL</sub>	-600	—	μA	1
Output high voltage ( $LV_{DD} = Min$ , $I_{OH} = -1.0$ mA)	V <sub>OH</sub>	2.4	LV <sub>DD</sub> + 0.3	V	-
Output low voltage ( $LV_{DD} = Min$ , $I_{OL} = 1.0 mA$ )	V <sub>OL</sub>	GND	0.4	V	—

Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 2 and Table 3.



#### **Table 35. MII Management DC Electrical Characteristics**

At recommended operating conditions with  $LV_{DD} = 2.5$  V.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V	_
Input low voltage	V <sub>IL</sub>	-0.3	0.70	V	
Input high current (V <sub>IN</sub> = LV <sub>DD</sub> ,)	I <sub>IH</sub>	_	10	μA	1, 2
Input low current (V <sub>IN</sub> = GND)	۱ <sub>IL</sub>	-15	-	μA	
Output high voltage ( $LV_{DD} = Min, IOH = -1.0 mA$ )	V <sub>OH</sub>	2.00	LV <sub>DD</sub> + 0.3	V	
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	GND – 0.3	0.40	V	

Note:

1. EC1\_MDC and EC1\_MDIO operate on LV<sub>DD</sub>.

2. Note that the symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> and TV<sub>IN</sub> symbols referenced in Table 3.

## 2.11.2.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

#### Table 36. MII Management AC Timing Specifications

Parameter	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Note
MDC frequency	f <sub>MDC</sub>	—	2.5	_	MHz	2
MDC period	t <sub>MDC</sub>	—	400	—	ns	—
MDC clock pulse width high	t <sub>MDCH</sub>	32	-	—	ns	—
MDC to MDIO delay	t <sub>MDKHDX</sub>	(16*t <sub>plb_clk</sub> ) – 3		(16*t <sub>plb_clk</sub> ) + 3	ns	3, 4
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5		_	ns	_
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0			ns	_

#### Note:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC\_MDC).
- 3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods  $\pm 3$  ns. For example, with a platform clock of 333 MHz, the min/max delay is 48 ns  $\pm 3$  ns. Similarly, if the platform clock is 400 MHz, the min/max delay is 40 ns  $\pm 3$  ns.
- 4. t<sub>plb clk</sub> is the platform (CCB) clock.



#### Table 40. USB DC Electrical Characteristics (CV<sub>DD</sub>/X2V<sub>DD</sub> = 3.3 V) (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Output low voltage ( $CV_{DD}/X2V_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>		0.3	V	—

#### Note:

1. Note that the min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}/X2V_{IN}$  values found in Table 3.

2. Note that the symbol CV<sub>IN</sub> and X2V<sub>IN</sub> represent the input voltage of the power supplies. See Table 3.

This table provides the DC electrical characteristics for the ULPI interface when operating at 1.8 V.

#### Table 41. USB DC Electrical Characteristics (CV<sub>DD</sub>/X2V<sub>DD</sub> = 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.25	_	V	1
Input low voltage	V <sub>IL</sub>	—	0.6	V	1
Input current $(CV_{IN}/X2V_{IN} = 0 V \text{ or } CV_{IN}/X2V_{IN} = CV_{DD}/X2V_{DD})$	I <sub>IN</sub>	—	±40	μA	2
Output high voltage ( $CV_{DD}/X2V_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	1.35	_	V	_
Output low voltage ( $CV_{DD}/X2V_{DD} = min$ , $I_{OL} = 2 mA$ )	V <sub>OL</sub>		0.4	V	

Note:

1. Note that the min V<sub>IL</sub>and max V<sub>IH</sub> values are based on the respective min and max CV<sub>IN</sub>/X2V<sub>IN</sub> values found in Table 3.

2. Note that the symbol  $CV_{IN}/X2V_{IN}$  represents the input voltage of the supply. See Table 3.

## 2.12.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the device.

#### Table 42. USB General Timing Parameters (ULPI Mode)

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
USB clock cycle time	t <sub>USCK</sub>	15	—	ns	2, 3, 4, 5
Input setup to USB clock—all inputs	t <sub>USIVKH</sub>	4	—	ns	2, 3, 4, 5
input hold to USB clock—all inputs	t <sub>USIXKH</sub>	1	—	ns	2, 3, 4, 5
USB clock to output valid—all outputs	t <sub>USKHOV</sub>	—	7	ns	2, 3, 4, 5
Output hold from USB clock—all outputs	t <sub>USKHOX</sub>	2	—	ns	2, 3, 4, 5



## 2.20.1 SerDes

## 2.20.1.1 SerDes Signal Term Definitions

The SerDes interface uses differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals. Figure 36 shows how the signals are defined. Figure 36 shows the waveform for either a transmitter output (SD\_TX[0:3] and SD\_TX\_B[0:3]) or a receiver input (SD\_RX[0:3] and SD\_RX\_B[0:3]). Each signal swings between X volts and Y volts where X > Y.



#### Figure 36. Differential Voltage Definitions for Transmitter/Receiver

This table lists the definitions based on this waveform. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

Table 66.	Differential	Signal	Definitions
-----------	--------------	--------	-------------

Term	Definition
Single-Ended Swing	The transmitter output signals and the receiver input signals SD_TX[0:3], SD_TX_B[0:3], SD_RX[0:3] and SD_RX_B[0:3] each have a peak-to-peak swing of $X - Y$ volts. This is also referred to as each signal wire's single-ended swing.
Differential Output Voltage, VOD (or Differential Output Swing):	The differential output voltage (or swing) of the transmitter, $V_{OD}$ , is defined as the difference of the two complimentary output voltages: $V_{SD_TX[0:3]} - V_{SD_TX\_B[0:3]}$ . The $V_{OD}$ value can be either positive or negative.
Differential Input Voltage, VID (or Differential Input Swing)	The differential input voltage (or swing) of the receiver, $V_{ID}$ , is defined as the difference of the two complimentary input voltages: $V_{SD_RX[0:3]} - V_{SD_RX\_B[0:3]}$ . The $V_{ID}$ value can be either positive or negative.
Differential Peak Voltage, V <sub>DIFFp</sub>	The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage, $V_{DIFFp} =  X - Y $ volts.
Differential Peak-to-Peak, V <sub>DIFFp-p</sub>	Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A – B to –(A – B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times I(A - B)I$ volts, which is twice the differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times IV_{OD}I$ .



Parameter	Symbo I	Min	Nom	Мах	Unit	Conditions
Output differential voltage	IV <sub>OD</sub> I	0.64 × Nom	333	1.45 × Nom	mV	<ul> <li>The IV<sub>OD</sub>I value shown in the Typ column is based on the condition of XV<sub>DD_SRDS2-Typ</sub> = 1.0V, no common mode offset variation (V<sub>OS</sub> = 500mV), SerDes transmitter is terminated with 100-Ω differential load between SD_TXn and SD_TX_Bn.</li> <li>Amplitude setting: L[0:3]TECR0[AMD_RED] = 0b001100</li> </ul>
Output differential voltage	IV <sub>OD</sub> I	0.64 × Nom	292	1.45 × Nom	mV	<ul> <li>The IV<sub>OD</sub>I value shown in the Typ column is based on the condition of XV<sub>DD_SRDS2-Typ</sub>=1.0V, no common mode offset variation (V<sub>OS</sub> =500mV), SerDes transmitter is terminated with 100-Ω differential load between SD_TXn and SD_TX_Bn.</li> <li>Amplitude setting: L[0:3]TECR0[AMD_RED] = 0b001111</li> </ul>
Output differential voltage	IV <sub>OD</sub> I	0.64 × Nom	250	1.45 × Nom	mV	<ul> <li>The IV<sub>OD</sub>I value shown in the Typ column is based on the condition of XV<sub>DD_SRDS2-Typ</sub>=1.0V, no common mode offset variation (V<sub>OS</sub> =500mV), SerDes transmitter is terminated with 100-Ω differential load between SD_TXn and SD_TX_Bn.</li> <li>Amplitude setting: L[0:3]TECR0[AMD_RED] = 0b010011</li> </ul>
Output impedance (single-ended)	R <sub>O</sub>	40	50	60	Ω	
Output high voltage	V <sub>OH</sub>	—	_	$1.5  imes  V_{OD}, max $	mV	—
Output low voltage	V <sub>OL</sub>	IV <sub>OD</sub> I, min/2	_	—	mV	_

Table 75 describes the SGMII SerDes receiver AC-coupled DC electrical characteristics.

### Table 75. SGMII DC Receiver Electrical Characteristics<sup>1,2</sup>

Parameter	Symbol	Min	Nom	Мах	Unit	Condition
Input differential voltage <sup>3</sup>	V <sub>RX_DIFFp-p</sub>	100		1200	mV	L[0:3]GCR1[RECTL_SIGD] = 0b001
		175		1200	mV	L[0:3]GCR1[RECTL_SIGD] = 0b100
Loss of signal threshold <sup>4</sup>	VLOS	30	_	100	mV	L[0:3]GCR1[RECTL_SIGD] = 0b001
		65		175	mV	L[0:3]GCR1[RECTL_SIGD] = 0b100
Receiver differential input impedance	Z <sub>RX_DIFF</sub>	80		120	Ω	_

Note:

1. The supply voltage is 1.0 V.

2. Input must be externally AC-coupled.

3.  $V_{RX\_DIFFp-p}$  is also referred to as peak-to-peak input differential voltage.

4. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in the PCI Express interface. Refer to the PCI Express Differential Receiver (RX) Input Specifications section of the *PCI Express Specification* document. for details.



#### Table 78. PCI Express 2.0 (2.5 Gbps) Differential Receiver (Rx) Input AC Specifications (continued)

Parameter	Symbol	Min	Nom	Мах	Unit	Comments
-----------	--------	-----	-----	-----	------	----------

#### Note:

<sup>1</sup> No test load is necessarily associated with this value.

- <sup>2</sup> Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 47 should be used as the Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- <sup>3</sup> A T<sub>RX-EYE</sub> = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- <sup>4</sup> It is recommended that the recovered Tx UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

#### Unit Parameter Symbol Min Nom Max Comments Unit Interval UI 200.06 Each UI is 400 ps ± 300 ppm. UI does not 199.94 200.00 ps account for spread spectrum clock dictated variations. See note 1. UI The maximum Transmitter jitter can be Minimum Tx eye width T<sub>TX-FYF</sub> 0.75 derived as: $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. See notes 2 and 3. Tx RMS deterministic T<sub>TX-HF-DJ-DD</sub> 0.15 ps jitter > 1.5 MHz Tx RMS deterministic T<sub>TX-LF-RMS</sub> Reference input clock RMS jitter 3.0 ps jitter < 1.5 MHz (< 1.5 MHz) at pin < 1 ps $C_{\mathsf{TX}}$ All transmitters must be AC coupled. The AC AC coupling capacitor 75 200 nF coupling is required either within the media or within the transmitting component itself. See note 4.

#### Table 79. PCI Express 2.0 (5.0 Gbps) Differential Transmitter (Tx) Output AC Specifications

#### Note:

<sup>1</sup> No test load is necessarily associated with this value.

- <sup>2</sup> Specified at the measurement point into a timing and voltage test load as shown in Figure 47 and measured over any 250 consecutive Tx UIs.
- <sup>3</sup> A  $T_{TX-EYE} = 0.75$  UI provides for a total sum of deterministic and random jitter budget of  $T_{TX-MAX-JITTER} = 0.25$  UI for the Transmitter collected over any 250 consecutive Tx UIs. The  $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$  median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

<sup>4</sup> The DSP device SerDes transmitter does not have a built-in C<sub>TX</sub>. An external AC coupling capacitor is required.





Figure 46. Single Frequency Sinusoidal Jitter Limits for Baud Rate 5.0 Gbps

### 2.20.3.6 Compliance Test and Measurement Load

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD\_TX*n* and SD\_TX\_B*n*) or at the receiver inputs (SD\_RX*n* and SD\_RX*n*\_B). The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 47.

#### NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.



Figure 47. Compliance Test/Measurement Load





## 3.13.2 Temperature Diode

The chip has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.

The following are the specifications of the chip's on-board temperature diode:

Operating range: 10-230µA

Ideality factor over  $13.5 - 220 \ \mu$ A: n =  $1.007 \pm 0.008$ 

## 3.14 Security Fuse Processor

This device implements the QorIQ platform's Trust Architecture, supporting capabilities such as secure boot. Use of the Trust Architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the Trust Architecture and SFP can be found in the *BSC9132 QorIQ Qonverge Multicore Baseband Processor Reference Manual*.

In order to program SFP fuses, the user is required to supply 1.5 V to the  $POV_{DD1}$  pin per Section 2.2, "Power Sequencing."  $POV_{DD1}$  should only be powered for the duration of the fuse programming cycle, with a per device limit of one fuse programming cycle. All other times  $POV_{DD1}$  should be connected to GND. The sequencing requirements for raising and lowering  $POV_{DD1}$  are shown in Figure 8. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

Users not implementing the QorIQ platform's Trust Architecture features are not required to program fuses and should connect  $POV_{DD1}$  to GND.

## 4 Package Information

The following section describes the detailed content and mechanical description of the package.

## 4.1 Package Parameters

The package parameters are provided in the following list. The package type is plastic ball grid array (FC-PBGA).

Package outline	23 mm × 23 mm
Interconnects	780
Pitch	0.8 mm
Ball diameter (typical)	0.4 mm



#### **Revision History**

• e500 PowerPC Core Reference Manual (E500CORERM)

## 7 Revision History

## Table 115. Document Revision History

Rev	Date	Substantive Change(s)
1	08/2014	Updated Table 1, "BSC9132 Pinout Listing."
0	03/2014	Initial public release.